/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/linux/mfd
NameSizeModeActions
abx500/-0755rm
arizona/-0755rm
da9052/-0755rm
da9055/-0755rm
da9062/-0755rm
da9063/-0755rm
da9150/-0755rm
mt6323/-0755rm
mt6397/-0755rm
pcf50633/-0755rm
samsung/-0755rm
syscon/-0755rm
wm831x/-0755rm
wm8350/-0755rm
wm8994/-0755rm
88pm80x.h102260644editdlrm
88pm860x.h136540644editdlrm
aat2870.h46510644editdlrm
ab3100.h42620644editdlrm
abx500.h119800644editdlrm
ac100.h62670644editdlrm
adp5520.h84990644editdlrm
altera-a10sr.h35070644editdlrm
as3711.h29600644editdlrm
as3722.h154770644editdlrm
asic3.h125140644editdlrm
atmel-hlcdc.h26340644editdlrm
axp20x.h172140644editdlrm
bcm590xx.h8310644editdlrm
bd9571mwv.h37120644editdlrm
core.h47940644editdlrm
cros_ec.h105950644editdlrm
cros_ec_commands.h875080644editdlrm
cros_ec_lpc_mec.h28380644editdlrm
cros_ec_lpc_reg.h19490644editdlrm
da8xx-cfgchip.h75010644editdlrm
da903x.h72180644editdlrm
davinci_voicecodec.h33230644editdlrm
db8500-prcmu.h222050644editdlrm
dbx500-prcmu.h146810644editdlrm
dln2.h36170644editdlrm
dm355evm_msp.h28790644editdlrm
ds1wm.h8170644editdlrm
ezx-pcap.h79320644editdlrm
hi655x-pmic.h20760644editdlrm
hi6421-pmic.h13290644editdlrm
htc-pasic3.h12250644editdlrm
imx25-tsadc.h49720644editdlrm
intel_msic.h163760644editdlrm
intel_soc_pmic.h12650644editdlrm
intel_soc_pmic_bxtwc.h20530644editdlrm
ipaq-micro.h37500644editdlrm
janz.h10530644editdlrm
kempld.h42600644editdlrm
lm3533.h26500644editdlrm
lochnagar.h16240644editdlrm
lochnagar1_regs.h78960644editdlrm
lochnagar2_regs.h155500644editdlrm
lp873x.h88950644editdlrm
lp3943.h27470644editdlrm
lp8788-isink.h12180644editdlrm
lp8788.h85730644editdlrm
lp87565.h78620644editdlrm
lpc_ich.h12610644editdlrm
max8907.h77010644editdlrm
max8925.h73500644editdlrm
max8997-private.h127330644editdlrm
max8997.h62020644editdlrm
max8998-private.h51260644editdlrm
max8998.h36410644editdlrm
max14577-private.h162400644editdlrm
max14577.h27450644editdlrm
max77620.h111340644editdlrm
max77686-private.h135260644editdlrm
max77686.h27090644editdlrm
max77693-common.h13030644editdlrm
max77693-private.h183840644editdlrm
max77693.h22950644editdlrm
max77843-private.h158040644editdlrm
mc13xxx.h78720644editdlrm
mc13783.h29020644editdlrm
mc13892.h9380644editdlrm
mcp.h18160644editdlrm
menelaus.h12840644editdlrm
motorola-cpcap.h127970644editdlrm
mxs-lradc.h61910644editdlrm
palmas.h1526450644editdlrm
qcom_rpm.h2930644editdlrm
rave-sp.h14140644editdlrm
rc5t583.h100560644editdlrm
rdc321x.h5910644editdlrm
retu.h7230644editdlrm
rk808.h128070644editdlrm
rn5t618.h75190644editdlrm
rt5033-private.h80260644editdlrm
rt5033.h12430644editdlrm
si476x-core.h156060644editdlrm
si476x-platform.h66030644editdlrm
si476x-reports.h50100644editdlrm
sky81452.h9900644editdlrm
smsc.h29210644editdlrm
sta2x11-mfd.h191690644editdlrm
stm32-lptimer.h18170644editdlrm
stm32-timers.h57840644editdlrm
stmpe.h34660644editdlrm
stw481x.h14420644editdlrm
sun4i-gpadc.h37100644editdlrm
syscon.h14430644editdlrm
t7l66xb.h8170644editdlrm
tc3589x.h39990644editdlrm
tc6387xb.h5160644editdlrm
tc6393xb.h15480644editdlrm
ti-lmu-register.h76130644editdlrm
ti-lmu.h18220644editdlrm
ti_am335x_tscadc.h58610644editdlrm
tmio.h40980644editdlrm
tps6105x.h30990644editdlrm
tps6507x.h50550644editdlrm
tps6586x.h28020644editdlrm
tps65010.h66850644editdlrm
tps65086.h35800644editdlrm
tps65090.h44910644editdlrm
tps65217.h84350644editdlrm
tps65218.h80330644editdlrm
tps65910.h313250644editdlrm
tps65912.h101440644editdlrm
tps68470.h30020644editdlrm
tps80031.h200590644editdlrm
twl.h261890644editdlrm
twl4030-audio.h87410644editdlrm
twl6040.h73280644editdlrm
ucb1x00.h67280644editdlrm
viperboard.h30220644editdlrm
wl1273-core.h84960644editdlrm
wm97xx.h5760644editdlrm
wm8400-audio.h714710644editdlrm
wm8400-private.h593760644editdlrm
wm8400.h12130644editdlrm
Edit: /usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/linux/mfd/tps65217.h (8435B)
/* * linux/mfd/tps65217.h * * Functions to access TPS65217 power management chip. * * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/ * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation version 2. * * This program is distributed "as is" WITHOUT ANY WARRANTY of any * kind, whether express or implied; without even the implied warranty * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ #ifndef __LINUX_MFD_TPS65217_H #define __LINUX_MFD_TPS65217_H #include #include #include /* TPS chip id list */ #define TPS65217 0xF0 /* I2C ID for TPS65217 part */ #define TPS65217_I2C_ID 0x24 /* All register addresses */ #define TPS65217_REG_CHIPID 0X00 #define TPS65217_REG_PPATH 0X01 #define TPS65217_REG_INT 0X02 #define TPS65217_REG_CHGCONFIG0 0X03 #define TPS65217_REG_CHGCONFIG1 0X04 #define TPS65217_REG_CHGCONFIG2 0X05 #define TPS65217_REG_CHGCONFIG3 0X06 #define TPS65217_REG_WLEDCTRL1 0X07 #define TPS65217_REG_WLEDCTRL2 0X08 #define TPS65217_REG_MUXCTRL 0X09 #define TPS65217_REG_STATUS 0X0A #define TPS65217_REG_PASSWORD 0X0B #define TPS65217_REG_PGOOD 0X0C #define TPS65217_REG_DEFPG 0X0D #define TPS65217_REG_DEFDCDC1 0X0E #define TPS65217_REG_DEFDCDC2 0X0F #define TPS65217_REG_DEFDCDC3 0X10 #define TPS65217_REG_DEFSLEW 0X11 #define TPS65217_REG_DEFLDO1 0X12 #define TPS65217_REG_DEFLDO2 0X13 #define TPS65217_REG_DEFLS1 0X14 #define TPS65217_REG_DEFLS2 0X15 #define TPS65217_REG_ENABLE 0X16 #define TPS65217_REG_DEFUVLO 0X18 #define TPS65217_REG_SEQ1 0X19 #define TPS65217_REG_SEQ2 0X1A #define TPS65217_REG_SEQ3 0X1B #define TPS65217_REG_SEQ4 0X1C #define TPS65217_REG_SEQ5 0X1D #define TPS65217_REG_SEQ6 0X1E #define TPS65217_REG_MAX TPS65217_REG_SEQ6 /* Register field definitions */ #define TPS65217_CHIPID_CHIP_MASK 0xF0 #define TPS65217_CHIPID_REV_MASK 0x0F #define TPS65217_PPATH_ACSINK_ENABLE BIT(7) #define TPS65217_PPATH_USBSINK_ENABLE BIT(6) #define TPS65217_PPATH_AC_PW_ENABLE BIT(5) #define TPS65217_PPATH_USB_PW_ENABLE BIT(4) #define TPS65217_PPATH_AC_CURRENT_MASK 0x0C #define TPS65217_PPATH_USB_CURRENT_MASK 0x03 #define TPS65217_INT_PBM BIT(6) #define TPS65217_INT_ACM BIT(5) #define TPS65217_INT_USBM BIT(4) #define TPS65217_INT_PBI BIT(2) #define TPS65217_INT_ACI BIT(1) #define TPS65217_INT_USBI BIT(0) #define TPS65217_INT_SHIFT 4 #define TPS65217_INT_MASK (TPS65217_INT_PBM | TPS65217_INT_ACM | \ TPS65217_INT_USBM) #define TPS65217_CHGCONFIG0_TREG BIT(7) #define TPS65217_CHGCONFIG0_DPPM BIT(6) #define TPS65217_CHGCONFIG0_TSUSP BIT(5) #define TPS65217_CHGCONFIG0_TERMI BIT(4) #define TPS65217_CHGCONFIG0_ACTIVE BIT(3) #define TPS65217_CHGCONFIG0_CHGTOUT BIT(2) #define TPS65217_CHGCONFIG0_PCHGTOUT BIT(1) #define TPS65217_CHGCONFIG0_BATTEMP BIT(0) #define TPS65217_CHGCONFIG1_TMR_MASK 0xC0 #define TPS65217_CHGCONFIG1_TMR_ENABLE BIT(5) #define TPS65217_CHGCONFIG1_NTC_TYPE BIT(4) #define TPS65217_CHGCONFIG1_RESET BIT(3) #define TPS65217_CHGCONFIG1_TERM BIT(2) #define TPS65217_CHGCONFIG1_SUSP BIT(1) #define TPS65217_CHGCONFIG1_CHG_EN BIT(0) #define TPS65217_CHGCONFIG2_DYNTMR BIT(7) #define TPS65217_CHGCONFIG2_VPREGHG BIT(6) #define TPS65217_CHGCONFIG2_VOREG_MASK 0x30 #define TPS65217_CHGCONFIG3_ICHRG_MASK 0xC0 #define TPS65217_CHGCONFIG3_DPPMTH_MASK 0x30 #define TPS65217_CHGCONFIG2_PCHRGT BIT(3) #define TPS65217_CHGCONFIG2_TERMIF 0x06 #define TPS65217_CHGCONFIG2_TRANGE BIT(0) #define TPS65217_WLEDCTRL1_ISINK_ENABLE BIT(3) #define TPS65217_WLEDCTRL1_ISEL BIT(2) #define TPS65217_WLEDCTRL1_FDIM_MASK 0x03 #define TPS65217_WLEDCTRL2_DUTY_MASK 0x7F #define TPS65217_MUXCTRL_MUX_MASK 0x07 #define TPS65217_STATUS_OFF BIT(7) #define TPS65217_STATUS_ACPWR BIT(3) #define TPS65217_STATUS_USBPWR BIT(2) #define TPS65217_STATUS_PB BIT(0) #define TPS65217_PASSWORD_REGS_UNLOCK 0x7D #define TPS65217_PGOOD_LDO3_PG BIT(6) #define TPS65217_PGOOD_LDO4_PG BIT(5) #define TPS65217_PGOOD_DC1_PG BIT(4) #define TPS65217_PGOOD_DC2_PG BIT(3) #define TPS65217_PGOOD_DC3_PG BIT(2) #define TPS65217_PGOOD_LDO1_PG BIT(1) #define TPS65217_PGOOD_LDO2_PG BIT(0) #define TPS65217_DEFPG_LDO1PGM BIT(3) #define TPS65217_DEFPG_LDO2PGM BIT(2) #define TPS65217_DEFPG_PGDLY_MASK 0x03 #define TPS65217_DEFDCDCX_XADJX BIT(7) #define TPS65217_DEFDCDCX_DCDC_MASK 0x3F #define TPS65217_DEFSLEW_GO BIT(7) #define TPS65217_DEFSLEW_GODSBL BIT(6) #define TPS65217_DEFSLEW_PFM_EN1 BIT(5) #define TPS65217_DEFSLEW_PFM_EN2 BIT(4) #define TPS65217_DEFSLEW_PFM_EN3 BIT(3) #define TPS65217_DEFSLEW_SLEW_MASK 0x07 #define TPS65217_DEFLDO1_LDO1_MASK 0x0F #define TPS65217_DEFLDO2_TRACK BIT(6) #define TPS65217_DEFLDO2_LDO2_MASK 0x3F #define TPS65217_DEFLDO3_LDO3_EN BIT(5) #define TPS65217_DEFLDO3_LDO3_MASK 0x1F #define TPS65217_DEFLDO4_LDO4_EN BIT(5) #define TPS65217_DEFLDO4_LDO4_MASK 0x1F #define TPS65217_ENABLE_LS1_EN BIT(6) #define TPS65217_ENABLE_LS2_EN BIT(5) #define TPS65217_ENABLE_DC1_EN BIT(4) #define TPS65217_ENABLE_DC2_EN BIT(3) #define TPS65217_ENABLE_DC3_EN BIT(2) #define TPS65217_ENABLE_LDO1_EN BIT(1) #define TPS65217_ENABLE_LDO2_EN BIT(0) #define TPS65217_DEFUVLO_UVLOHYS BIT(2) #define TPS65217_DEFUVLO_UVLO_MASK 0x03 #define TPS65217_SEQ1_DC1_SEQ_MASK 0xF0 #define TPS65217_SEQ1_DC2_SEQ_MASK 0x0F #define TPS65217_SEQ2_DC3_SEQ_MASK 0xF0 #define TPS65217_SEQ2_LDO1_SEQ_MASK 0x0F #define TPS65217_SEQ3_LDO2_SEQ_MASK 0xF0 #define TPS65217_SEQ3_LDO3_SEQ_MASK 0x0F #define TPS65217_SEQ4_LDO4_SEQ_MASK 0xF0 #define TPS65217_SEQ5_DLY1_MASK 0xC0 #define TPS65217_SEQ5_DLY2_MASK 0x30 #define TPS65217_SEQ5_DLY3_MASK 0x0C #define TPS65217_SEQ5_DLY4_MASK 0x03 #define TPS65217_SEQ6_DLY5_MASK 0xC0 #define TPS65217_SEQ6_DLY6_MASK 0x30 #define TPS65217_SEQ6_SEQUP BIT(2) #define TPS65217_SEQ6_SEQDWN BIT(1) #define TPS65217_SEQ6_INSTDWN BIT(0) #define TPS65217_MAX_REGISTER 0x1E #define TPS65217_PROTECT_NONE 0 #define TPS65217_PROTECT_L1 1 #define TPS65217_PROTECT_L2 2 enum tps65217_regulator_id { /* DCDC's */ TPS65217_DCDC_1, TPS65217_DCDC_2, TPS65217_DCDC_3, /* LDOs */ TPS65217_LDO_1, TPS65217_LDO_2, TPS65217_LDO_3, TPS65217_LDO_4, }; #define TPS65217_MAX_REG_ID TPS65217_LDO_4 /* Number of step-down converters available */ #define TPS65217_NUM_DCDC 3 /* Number of LDO voltage regulators available */ #define TPS65217_NUM_LDO 4 /* Number of total regulators available */ #define TPS65217_NUM_REGULATOR (TPS65217_NUM_DCDC + TPS65217_NUM_LDO) enum tps65217_bl_isel { TPS65217_BL_ISET1 = 1, TPS65217_BL_ISET2, }; enum tps65217_bl_fdim { TPS65217_BL_FDIM_100HZ, TPS65217_BL_FDIM_200HZ, TPS65217_BL_FDIM_500HZ, TPS65217_BL_FDIM_1000HZ, }; struct tps65217_bl_pdata { enum tps65217_bl_isel isel; enum tps65217_bl_fdim fdim; int dft_brightness; }; /* Interrupt numbers */ #define TPS65217_IRQ_USB 0 #define TPS65217_IRQ_AC 1 #define TPS65217_IRQ_PB 2 #define TPS65217_NUM_IRQ 3 /** * struct tps65217_board - packages regulator init data * @tps65217_regulator_data: regulator initialization values * * Board data may be used to initialize regulator. */ struct tps65217_board { struct regulator_init_data *tps65217_init_data[TPS65217_NUM_REGULATOR]; struct device_node *of_node[TPS65217_NUM_REGULATOR]; struct tps65217_bl_pdata *bl_pdata; }; /** * struct tps65217 - tps65217 sub-driver chip access routines * * Device data may be used to access the TPS65217 chip */ struct tps65217 { struct device *dev; struct tps65217_board *pdata; struct regulator_desc desc[TPS65217_NUM_REGULATOR]; struct regmap *regmap; u8 *strobes; struct irq_domain *irq_domain; struct mutex irq_lock; u8 irq_mask; int irq; }; static inline struct tps65217 *dev_to_tps65217(struct device *dev) { return dev_get_drvdata(dev); } int tps65217_reg_read(struct tps65217 *tps, unsigned int reg, unsigned int *val); int tps65217_reg_write(struct tps65217 *tps, unsigned int reg, unsigned int val, unsigned int level); int tps65217_set_bits(struct tps65217 *tps, unsigned int reg, unsigned int mask, unsigned int val, unsigned int level); int tps65217_clear_bits(struct tps65217 *tps, unsigned int reg, unsigned int mask, unsigned int level); #endif /* __LINUX_MFD_TPS65217_H */