FM / mfd

/usr/src/kernels/4.18.0-553.157.1.el8_10.x86_64/include/linux/mfd/

/usr/src/kernels/4.18.0-553.157.1.el8_10.x86_64/include/linux/mfd

Name	Size	Mode	Actions
abx500/	-	0755	rm
arizona/	-	0755	rm
da9052/	-	0755	rm
da9055/	-	0755	rm
da9062/	-	0755	rm
da9063/	-	0755	rm
da9150/	-	0755	rm
mt6323/	-	0755	rm
mt6397/	-	0755	rm
pcf50633/	-	0755	rm
samsung/	-	0755	rm
syscon/	-	0755	rm
wm831x/	-	0755	rm
wm8350/	-	0755	rm
wm8994/	-	0755	rm
88pm80x.h	10226	0644	edit dl rm
88pm860x.h	13654	0644	edit dl rm
aat2870.h	4651	0644	edit dl rm
ab3100.h	4262	0644	edit dl rm
abx500.h	11980	0644	edit dl rm
ac100.h	6267	0644	edit dl rm
adp5520.h	8499	0644	edit dl rm
altera-a10sr.h	3507	0644	edit dl rm
as3711.h	2960	0644	edit dl rm
as3722.h	15477	0644	edit dl rm
asic3.h	12514	0644	edit dl rm
atmel-hlcdc.h	2634	0644	edit dl rm
axp20x.h	17214	0644	edit dl rm
bcm590xx.h	831	0644	edit dl rm
bd9571mwv.h	3712	0644	edit dl rm
core.h	4794	0644	edit dl rm
cros_ec.h	10595	0644	edit dl rm
cros_ec_commands.h	87508	0644	edit dl rm
cros_ec_lpc_mec.h	2838	0644	edit dl rm
cros_ec_lpc_reg.h	1949	0644	edit dl rm
da8xx-cfgchip.h	7501	0644	edit dl rm
da903x.h	7218	0644	edit dl rm
davinci_voicecodec.h	3323	0644	edit dl rm
db8500-prcmu.h	22205	0644	edit dl rm
dbx500-prcmu.h	14681	0644	edit dl rm
dln2.h	3617	0644	edit dl rm
dm355evm_msp.h	2879	0644	edit dl rm
ds1wm.h	817	0644	edit dl rm
ezx-pcap.h	7932	0644	edit dl rm
hi655x-pmic.h	2076	0644	edit dl rm
hi6421-pmic.h	1329	0644	edit dl rm
htc-pasic3.h	1225	0644	edit dl rm
imx25-tsadc.h	4972	0644	edit dl rm
intel_msic.h	16376	0644	edit dl rm
intel_soc_pmic.h	1265	0644	edit dl rm
intel_soc_pmic_bxtwc.h	2053	0644	edit dl rm
ipaq-micro.h	3750	0644	edit dl rm
janz.h	1053	0644	edit dl rm
kempld.h	4260	0644	edit dl rm
lm3533.h	2650	0644	edit dl rm
lochnagar.h	1624	0644	edit dl rm
lochnagar1_regs.h	7896	0644	edit dl rm
lochnagar2_regs.h	15550	0644	edit dl rm
lp873x.h	8895	0644	edit dl rm
lp3943.h	2747	0644	edit dl rm
lp8788-isink.h	1218	0644	edit dl rm
lp8788.h	8573	0644	edit dl rm
lp87565.h	7862	0644	edit dl rm
lpc_ich.h	1261	0644	edit dl rm
max8907.h	7701	0644	edit dl rm
max8925.h	7350	0644	edit dl rm
max8997-private.h	12733	0644	edit dl rm
max8997.h	6202	0644	edit dl rm
max8998-private.h	5126	0644	edit dl rm
max8998.h	3641	0644	edit dl rm
max14577-private.h	16240	0644	edit dl rm
max14577.h	2745	0644	edit dl rm
max77620.h	11134	0644	edit dl rm
max77686-private.h	13526	0644	edit dl rm
max77686.h	2709	0644	edit dl rm
max77693-common.h	1303	0644	edit dl rm
max77693-private.h	18384	0644	edit dl rm
max77693.h	2295	0644	edit dl rm
max77843-private.h	15804	0644	edit dl rm
mc13xxx.h	7872	0644	edit dl rm
mc13783.h	2902	0644	edit dl rm
mc13892.h	938	0644	edit dl rm
mcp.h	1816	0644	edit dl rm
menelaus.h	1284	0644	edit dl rm
motorola-cpcap.h	12797	0644	edit dl rm
mxs-lradc.h	6191	0644	edit dl rm
palmas.h	152645	0644	edit dl rm
qcom_rpm.h	293	0644	edit dl rm
rave-sp.h	1414	0644	edit dl rm
rc5t583.h	10056	0644	edit dl rm
rdc321x.h	591	0644	edit dl rm
retu.h	723	0644	edit dl rm
rk808.h	12807	0644	edit dl rm
rn5t618.h	7519	0644	edit dl rm
rt5033-private.h	8026	0644	edit dl rm
rt5033.h	1243	0644	edit dl rm
si476x-core.h	15606	0644	edit dl rm
si476x-platform.h	6603	0644	edit dl rm
si476x-reports.h	5010	0644	edit dl rm
sky81452.h	990	0644	edit dl rm
smsc.h	2921	0644	edit dl rm
sta2x11-mfd.h	19169	0644	edit dl rm
stm32-lptimer.h	1817	0644	edit dl rm
stm32-timers.h	5784	0644	edit dl rm
stmpe.h	3466	0644	edit dl rm
stw481x.h	1442	0644	edit dl rm
sun4i-gpadc.h	3710	0644	edit dl rm
syscon.h	1443	0644	edit dl rm
t7l66xb.h	817	0644	edit dl rm
tc3589x.h	3999	0644	edit dl rm
tc6387xb.h	516	0644	edit dl rm
tc6393xb.h	1548	0644	edit dl rm
ti-lmu-register.h	7613	0644	edit dl rm
ti-lmu.h	1822	0644	edit dl rm
ti_am335x_tscadc.h	5861	0644	edit dl rm
tmio.h	4098	0644	edit dl rm
tps6105x.h	3099	0644	edit dl rm
tps6507x.h	5055	0644	edit dl rm
tps6586x.h	2802	0644	edit dl rm
tps65010.h	6685	0644	edit dl rm
tps65086.h	3580	0644	edit dl rm
tps65090.h	4491	0644	edit dl rm
tps65217.h	8435	0644	edit dl rm
tps65218.h	8033	0644	edit dl rm
tps65910.h	31325	0644	edit dl rm
tps65912.h	10144	0644	edit dl rm
tps68470.h	3002	0644	edit dl rm
tps80031.h	20059	0644	edit dl rm
twl.h	26189	0644	edit dl rm
twl4030-audio.h	8741	0644	edit dl rm
twl6040.h	7328	0644	edit dl rm
ucb1x00.h	6728	0644	edit dl rm
viperboard.h	3022	0644	edit dl rm
wl1273-core.h	8496	0644	edit dl rm
wm97xx.h	576	0644	edit dl rm
wm8400-audio.h	71471	0644	edit dl rm
wm8400-private.h	59376	0644	edit dl rm
wm8400.h	1213	0644	edit dl rm

Edit: /usr/src/kernels/4.18.0-553.157.1.el8_10.x86_64/include/linux/mfd/tps68470.h (3002B)

/* SPDX-License-Identifier: GPL-2.0 */
/* Copyright (C) 2017 Intel Corporation */
/* Functions to access TPS68470 power management chip. */

#ifndef __LINUX_MFD_TPS68470_H
#define __LINUX_MFD_TPS68470_H

/* Register addresses */
#define TPS68470_REG_POSTDIV2		0x06
#define TPS68470_REG_BOOSTDIV		0x07
#define TPS68470_REG_BUCKDIV		0x08
#define TPS68470_REG_PLLSWR		0x09
#define TPS68470_REG_XTALDIV		0x0A
#define TPS68470_REG_PLLDIV		0x0B
#define TPS68470_REG_POSTDIV		0x0C
#define TPS68470_REG_PLLCTL		0x0D
#define TPS68470_REG_PLLCTL2		0x0E
#define TPS68470_REG_CLKCFG1		0x0F
#define TPS68470_REG_CLKCFG2		0x10
#define TPS68470_REG_GPCTL0A		0x14
#define TPS68470_REG_GPCTL0B		0x15
#define TPS68470_REG_GPCTL1A		0x16
#define TPS68470_REG_GPCTL1B		0x17
#define TPS68470_REG_GPCTL2A		0x18
#define TPS68470_REG_GPCTL2B		0x19
#define TPS68470_REG_GPCTL3A		0x1A
#define TPS68470_REG_GPCTL3B		0x1B
#define TPS68470_REG_GPCTL4A		0x1C
#define TPS68470_REG_GPCTL4B		0x1D
#define TPS68470_REG_GPCTL5A		0x1E
#define TPS68470_REG_GPCTL5B		0x1F
#define TPS68470_REG_GPCTL6A		0x20
#define TPS68470_REG_GPCTL6B		0x21
#define TPS68470_REG_SGPO		0x22
#define TPS68470_REG_GPDI		0x26
#define TPS68470_REG_GPDO		0x27
#define TPS68470_REG_VCMVAL		0x3C
#define TPS68470_REG_VAUX1VAL		0x3D
#define TPS68470_REG_VAUX2VAL		0x3E
#define TPS68470_REG_VIOVAL		0x3F
#define TPS68470_REG_VSIOVAL		0x40
#define TPS68470_REG_VAVAL		0x41
#define TPS68470_REG_VDVAL		0x42
#define TPS68470_REG_S_I2C_CTL		0x43
#define TPS68470_REG_VCMCTL		0x44
#define TPS68470_REG_VAUX1CTL		0x45
#define TPS68470_REG_VAUX2CTL		0x46
#define TPS68470_REG_VACTL		0x47
#define TPS68470_REG_VDCTL		0x48
#define TPS68470_REG_RESET		0x50
#define TPS68470_REG_REVID		0xFF

#define TPS68470_REG_MAX		TPS68470_REG_REVID

/* Register field definitions */

#define TPS68470_REG_RESET_MASK		GENMASK(7, 0)
#define TPS68470_VAVAL_AVOLT_MASK	GENMASK(6, 0)

#define TPS68470_VDVAL_DVOLT_MASK	GENMASK(5, 0)
#define TPS68470_VCMVAL_VCVOLT_MASK	GENMASK(6, 0)
#define TPS68470_VIOVAL_IOVOLT_MASK	GENMASK(6, 0)
#define TPS68470_VSIOVAL_IOVOLT_MASK	GENMASK(6, 0)
#define TPS68470_VAUX1VAL_AUX1VOLT_MASK	GENMASK(6, 0)
#define TPS68470_VAUX2VAL_AUX2VOLT_MASK	GENMASK(6, 0)

#define TPS68470_VACTL_EN_MASK		GENMASK(0, 0)
#define TPS68470_VDCTL_EN_MASK		GENMASK(0, 0)
#define TPS68470_VCMCTL_EN_MASK		GENMASK(0, 0)
#define TPS68470_S_I2C_CTL_EN_MASK	GENMASK(1, 0)
#define TPS68470_VAUX1CTL_EN_MASK	GENMASK(0, 0)
#define TPS68470_VAUX2CTL_EN_MASK	GENMASK(0, 0)
#define TPS68470_PLL_EN_MASK		GENMASK(0, 0)

#define TPS68470_CLKCFG1_MODE_A_MASK	GENMASK(1, 0)
#define TPS68470_CLKCFG1_MODE_B_MASK	GENMASK(3, 2)

#define TPS68470_GPIO_CTL_REG_A(x)	(TPS68470_REG_GPCTL0A + (x) * 2)
#define TPS68470_GPIO_CTL_REG_B(x)	(TPS68470_REG_GPCTL0B + (x) * 2)
#define TPS68470_GPIO_MODE_MASK		GENMASK(1, 0)
#define TPS68470_GPIO_MODE_IN		0
#define TPS68470_GPIO_MODE_IN_PULLUP	1
#define TPS68470_GPIO_MODE_OUT_CMOS	2
#define TPS68470_GPIO_MODE_OUT_ODRAIN	3

#endif /* __LINUX_MFD_TPS68470_H */

/* SPDX-License-Identifier: GPL-2.0 */ /* Copyright (C) 2017 Intel Corporation */ /* Functions to access TPS68470 power management chip. */ #ifndef __LINUX_MFD_TPS68470_H #define __LINUX_MFD_TPS68470_H /* Register addresses */ #define TPS68470_REG_POSTDIV2 0x06 #define TPS68470_REG_BOOSTDIV 0x07 #define TPS68470_REG_BUCKDIV 0x08 #define TPS68470_REG_PLLSWR 0x09 #define TPS68470_REG_XTALDIV 0x0A #define TPS68470_REG_PLLDIV 0x0B #define TPS68470_REG_POSTDIV 0x0C #define TPS68470_REG_PLLCTL 0x0D #define TPS68470_REG_PLLCTL2 0x0E #define TPS68470_REG_CLKCFG1 0x0F #define TPS68470_REG_CLKCFG2 0x10 #define TPS68470_REG_GPCTL0A 0x14 #define TPS68470_REG_GPCTL0B 0x15 #define TPS68470_REG_GPCTL1A 0x16 #define TPS68470_REG_GPCTL1B 0x17 #define TPS68470_REG_GPCTL2A 0x18 #define TPS68470_REG_GPCTL2B 0x19 #define TPS68470_REG_GPCTL3A 0x1A #define TPS68470_REG_GPCTL3B 0x1B #define TPS68470_REG_GPCTL4A 0x1C #define TPS68470_REG_GPCTL4B 0x1D #define TPS68470_REG_GPCTL5A 0x1E #define TPS68470_REG_GPCTL5B 0x1F #define TPS68470_REG_GPCTL6A 0x20 #define TPS68470_REG_GPCTL6B 0x21 #define TPS68470_REG_SGPO 0x22 #define TPS68470_REG_GPDI 0x26 #define TPS68470_REG_GPDO 0x27 #define TPS68470_REG_VCMVAL 0x3C #define TPS68470_REG_VAUX1VAL 0x3D #define TPS68470_REG_VAUX2VAL 0x3E #define TPS68470_REG_VIOVAL 0x3F #define TPS68470_REG_VSIOVAL 0x40 #define TPS68470_REG_VAVAL 0x41 #define TPS68470_REG_VDVAL 0x42 #define TPS68470_REG_S_I2C_CTL 0x43 #define TPS68470_REG_VCMCTL 0x44 #define TPS68470_REG_VAUX1CTL 0x45 #define TPS68470_REG_VAUX2CTL 0x46 #define TPS68470_REG_VACTL 0x47 #define TPS68470_REG_VDCTL 0x48 #define TPS68470_REG_RESET 0x50 #define TPS68470_REG_REVID 0xFF #define TPS68470_REG_MAX TPS68470_REG_REVID /* Register field definitions */ #define TPS68470_REG_RESET_MASK GENMASK(7, 0) #define TPS68470_VAVAL_AVOLT_MASK GENMASK(6, 0) #define TPS68470_VDVAL_DVOLT_MASK GENMASK(5, 0) #define TPS68470_VCMVAL_VCVOLT_MASK GENMASK(6, 0) #define TPS68470_VIOVAL_IOVOLT_MASK GENMASK(6, 0) #define TPS68470_VSIOVAL_IOVOLT_MASK GENMASK(6, 0) #define TPS68470_VAUX1VAL_AUX1VOLT_MASK GENMASK(6, 0) #define TPS68470_VAUX2VAL_AUX2VOLT_MASK GENMASK(6, 0) #define TPS68470_VACTL_EN_MASK GENMASK(0, 0) #define TPS68470_VDCTL_EN_MASK GENMASK(0, 0) #define TPS68470_VCMCTL_EN_MASK GENMASK(0, 0) #define TPS68470_S_I2C_CTL_EN_MASK GENMASK(1, 0) #define TPS68470_VAUX1CTL_EN_MASK GENMASK(0, 0) #define TPS68470_VAUX2CTL_EN_MASK GENMASK(0, 0) #define TPS68470_PLL_EN_MASK GENMASK(0, 0) #define TPS68470_CLKCFG1_MODE_A_MASK GENMASK(1, 0) #define TPS68470_CLKCFG1_MODE_B_MASK GENMASK(3, 2) #define TPS68470_GPIO_CTL_REG_A(x) (TPS68470_REG_GPCTL0A + (x) * 2) #define TPS68470_GPIO_CTL_REG_B(x) (TPS68470_REG_GPCTL0B + (x) * 2) #define TPS68470_GPIO_MODE_MASK GENMASK(1, 0) #define TPS68470_GPIO_MODE_IN 0 #define TPS68470_GPIO_MODE_IN_PULLUP 1 #define TPS68470_GPIO_MODE_OUT_CMOS 2 #define TPS68470_GPIO_MODE_OUT_ODRAIN 3 #endif /* __LINUX_MFD_TPS68470_H */