/
usr
/
src
/
kernels
/
4.18.0-553.121.1.el8_10.x86_64
/
arch
/
x86
/
include
/
asm
/
/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/arch/x86/include/asm
mkdir
upload
Name
Size
Mode
Actions
crypto/
-
0755
rm
e820/
-
0755
rm
fpu/
-
0755
rm
numachip/
-
0755
rm
shared/
-
0755
rm
trace/
-
0755
rm
uv/
-
0755
rm
vdso/
-
0755
rm
xen/
-
0755
rm
a.out-core.h
1931
0644
edit
dl
rm
acenv.h
1596
0644
edit
dl
rm
acpi.h
5300
0644
edit
dl
rm
agp.h
1070
0644
edit
dl
rm
alternative.h
11407
0644
edit
dl
rm
amd-ibs.h
5020
0644
edit
dl
rm
amd_hsmp.h
364
0644
edit
dl
rm
amd_nb.h
3086
0644
edit
dl
rm
apb_timer.h
1466
0644
edit
dl
rm
apic.h
14661
0644
edit
dl
rm
apicdef.h
11565
0644
edit
dl
rm
apic_flat_64.h
151
0644
edit
dl
rm
apm.h
1768
0644
edit
dl
rm
archrandom.h
3221
0644
edit
dl
rm
arch_hweight.h
1311
0644
edit
dl
rm
asm-offsets.h
35
0644
edit
dl
rm
asm-prototypes.h
946
0644
edit
dl
rm
asm.h
5186
0644
edit
dl
rm
atomic.h
6279
0644
edit
dl
rm
atomic64_32.h
8150
0644
edit
dl
rm
atomic64_64.h
5933
0644
edit
dl
rm
audit.h
170
0644
edit
dl
rm
barrier.h
2471
0644
edit
dl
rm
bios_ebda.h
914
0644
edit
dl
rm
bitops.h
10727
0644
edit
dl
rm
boot.h
1825
0644
edit
dl
rm
bootparam_utils.h
2907
0644
edit
dl
rm
bug.h
2117
0644
edit
dl
rm
bugs.h
533
0644
edit
dl
rm
cache.h
641
0644
edit
dl
rm
cacheflush.h
306
0644
edit
dl
rm
cacheinfo.h
209
0644
edit
dl
rm
calgary.h
2370
0644
edit
dl
rm
ce4100.h
121
0644
edit
dl
rm
checksum.h
133
0644
edit
dl
rm
checksum_32.h
4964
0644
edit
dl
rm
checksum_64.h
5541
0644
edit
dl
rm
clocksource.h
480
0644
edit
dl
rm
cmdline.h
302
0644
edit
dl
rm
cmpxchg.h
7891
0644
edit
dl
rm
cmpxchg_32.h
3247
0644
edit
dl
rm
cmpxchg_64.h
552
0644
edit
dl
rm
coco.h
482
0644
edit
dl
rm
compat.h
4861
0644
edit
dl
rm
cpu.h
2607
0644
edit
dl
rm
cpufeature.h
9470
0644
edit
dl
rm
cpufeatures.h
32845
0644
edit
dl
rm
cpuid.h
498
0644
edit
dl
rm
cpuidle_haltpoll.h
189
0644
edit
dl
rm
cpumask.h
408
0644
edit
dl
rm
cpu_device_id.h
8109
0644
edit
dl
rm
cpu_entry_area.h
4162
0644
edit
dl
rm
crash.h
300
0644
edit
dl
rm
current.h
443
0644
edit
dl
rm
debugreg.h
3411
0644
edit
dl
rm
delay.h
275
0644
edit
dl
rm
desc.h
12274
0644
edit
dl
rm
desc_defs.h
3396
0644
edit
dl
rm
device.h
328
0644
edit
dl
rm
disabled-features.h
3559
0644
edit
dl
rm
div64.h
2189
0644
edit
dl
rm
dma-mapping.h
288
0644
edit
dl
rm
dma.h
9827
0644
edit
dl
rm
dmi.h
556
0644
edit
dl
rm
dwarf2.h
2487
0644
edit
dl
rm
edac.h
474
0644
edit
dl
rm
efi.h
7416
0644
edit
dl
rm
elf.h
12640
0644
edit
dl
rm
emergency-restart.h
202
0644
edit
dl
rm
emulate_prefix.h
484
0644
edit
dl
rm
enclu.h
181
0644
edit
dl
rm
entry_arch.h
1922
0644
edit
dl
rm
espfix.h
426
0644
edit
dl
rm
exec.h
37
0644
edit
dl
rm
export.h
120
0644
edit
dl
rm
extable.h
1300
0644
edit
dl
rm
fb.h
540
0644
edit
dl
rm
fixmap.h
6381
0644
edit
dl
rm
floppy.h
6748
0644
edit
dl
rm
frame.h
2237
0644
edit
dl
rm
fsgsbase.h
2072
0644
edit
dl
rm
ftrace.h
2777
0644
edit
dl
rm
futex.h
2269
0644
edit
dl
rm
gart.h
2682
0644
edit
dl
rm
genapic.h
22
0644
edit
dl
rm
geode.h
842
0644
edit
dl
rm
hardirq.h
2207
0644
edit
dl
rm
highmem.h
2466
0644
edit
dl
rm
hpet.h
3461
0644
edit
dl
rm
hugetlb.h
1867
0644
edit
dl
rm
hw_breakpoint.h
2112
0644
edit
dl
rm
hw_irq.h
4126
0644
edit
dl
rm
hyperv-tlfs.h
22337
0644
edit
dl
rm
hypervisor.h
1975
0644
edit
dl
rm
i8259.h
1975
0644
edit
dl
rm
ia32.h
1789
0644
edit
dl
rm
ia32_unistd.h
313
0644
edit
dl
rm
imr.h
1849
0644
edit
dl
rm
inat.h
6736
0644
edit
dl
rm
inat_types.h
1013
0644
edit
dl
rm
init.h
632
0644
edit
dl
rm
insn-eval.h
1546
0644
edit
dl
rm
insn.h
8098
0644
edit
dl
rm
inst.h
5453
0644
edit
dl
rm
intel-family.h
5168
0644
edit
dl
rm
intel-mid.h
5025
0644
edit
dl
rm
intel_ds.h
849
0644
edit
dl
rm
intel_mid_vrtc.h
330
0644
edit
dl
rm
intel_pconfig.h
1545
0644
edit
dl
rm
intel_pmc_ipc.h
2267
0644
edit
dl
rm
intel_pt.h
1276
0644
edit
dl
rm
intel_punit_ipc.h
4666
0644
edit
dl
rm
intel_scu_ipc.h
2351
0644
edit
dl
rm
intel_telemetry.h
4060
0644
edit
dl
rm
invpcid.h
1604
0644
edit
dl
rm
io.h
11872
0644
edit
dl
rm
iomap.h
1228
0644
edit
dl
rm
iommu.h
935
0644
edit
dl
rm
iosf_mbi.h
7354
0644
edit
dl
rm
io_apic.h
5890
0644
edit
dl
rm
ipi.h
2873
0644
edit
dl
rm
irq.h
1415
0644
edit
dl
rm
irqdomain.h
1796
0644
edit
dl
rm
irqflags.h
4161
0644
edit
dl
rm
irq_regs.h
683
0644
edit
dl
rm
irq_remapping.h
2865
0644
edit
dl
rm
irq_vectors.h
4105
0644
edit
dl
rm
irq_work.h
465
0644
edit
dl
rm
ist.h
735
0644
edit
dl
rm
jailhouse_para.h
449
0644
edit
dl
rm
jump_label.h
2529
0644
edit
dl
rm
kasan.h
1291
0644
edit
dl
rm
kaslr.h
314
0644
edit
dl
rm
kbdleds.h
454
0644
edit
dl
rm
Kbuild
319
0644
edit
dl
rm
kdebug.h
1042
0644
edit
dl
rm
kexec-bzimage64.h
195
0644
edit
dl
rm
kexec.h
5843
0644
edit
dl
rm
kgdb.h
2143
0644
edit
dl
rm
kprobes.h
3701
0644
edit
dl
rm
kvm-x86-ops.h
3989
0644
edit
dl
rm
kvmclock.h
506
0644
edit
dl
rm
kvm_host.h
63925
0644
edit
dl
rm
kvm_page_track.h
2700
0644
edit
dl
rm
kvm_para.h
4422
0644
edit
dl
rm
kvm_types.h
178
0644
edit
dl
rm
kvm_vcpu_regs.h
606
0644
edit
dl
rm
linkage.h
1268
0644
edit
dl
rm
livepatch.h
1039
0644
edit
dl
rm
local.h
3925
0644
edit
dl
rm
local64.h
33
0644
edit
dl
rm
mach_timer.h
1590
0644
edit
dl
rm
mach_traps.h
1013
0644
edit
dl
rm
math_emu.h
395
0644
edit
dl
rm
mc146818rtc.h
2835
0644
edit
dl
rm
mce.h
11909
0644
edit
dl
rm
mcsafe_test.h
1418
0644
edit
dl
rm
memtype.h
815
0644
edit
dl
rm
mem_encrypt.h
3543
0644
edit
dl
rm
microcode.h
3557
0644
edit
dl
rm
microcode_amd.h
1373
0644
edit
dl
rm
microcode_intel.h
2619
0644
edit
dl
rm
misc.h
143
0644
edit
dl
rm
mmconfig.h
374
0644
edit
dl
rm
mmu.h
1689
0644
edit
dl
rm
mmu_context.h
10118
0644
edit
dl
rm
mmx.h
337
0644
edit
dl
rm
mmzone.h
129
0644
edit
dl
rm
mmzone_32.h
1188
0644
edit
dl
rm
mmzone_64.h
430
0644
edit
dl
rm
module.h
2096
0644
edit
dl
rm
mpspec.h
4023
0644
edit
dl
rm
mpspec_def.h
4256
0644
edit
dl
rm
mpx.h
3125
0644
edit
dl
rm
mshyperv.h
10142
0644
edit
dl
rm
msi.h
1508
0644
edit
dl
rm
msidef.h
1814
0644
edit
dl
rm
msr-index.h
42400
0644
edit
dl
rm
msr-trace.h
1387
0644
edit
dl
rm
msr.h
11290
0644
edit
dl
rm
mtrr.h
4753
0644
edit
dl
rm
mwait.h
4968
0644
edit
dl
rm
nmi.h
1496
0644
edit
dl
rm
nops.h
4412
0644
edit
dl
rm
nospec-branch.h
14205
0644
edit
dl
rm
numa.h
2228
0644
edit
dl
rm
numa_32.h
256
0644
edit
dl
rm
olpc.h
3240
0644
edit
dl
rm
olpc_ofw.h
1128
0644
edit
dl
rm
orc_lookup.h
1665
0644
edit
dl
rm
orc_types.h
3577
0644
edit
dl
rm
page.h
2517
0644
edit
dl
rm
page_32.h
1039
0644
edit
dl
rm
page_32_types.h
1691
0644
edit
dl
rm
page_64.h
1573
0644
edit
dl
rm
page_64_types.h
2208
0644
edit
dl
rm
page_types.h
2369
0644
edit
dl
rm
paravirt.h
24608
0644
edit
dl
rm
paravirt_types.h
22709
0644
edit
dl
rm
parport.h
314
0644
edit
dl
rm
pci-direct.h
740
0644
edit
dl
rm
pci-functions.h
654
0644
edit
dl
rm
pci.h
3288
0644
edit
dl
rm
pci_64.h
684
0644
edit
dl
rm
pci_x86.h
6283
0644
edit
dl
rm
percpu.h
20267
0644
edit
dl
rm
perf_event.h
17896
0644
edit
dl
rm
perf_event_p4.h
26731
0644
edit
dl
rm
pgalloc.h
6591
0644
edit
dl
rm
pgtable-2level.h
2815
0644
edit
dl
rm
pgtable-2level_types.h
867
0644
edit
dl
rm
pgtable-3level.h
8832
0644
edit
dl
rm
pgtable-3level_types.h
1007
0644
edit
dl
rm
pgtable-invert.h
1091
0644
edit
dl
rm
pgtable.h
35801
0644
edit
dl
rm
pgtable_32.h
3159
0644
edit
dl
rm
pgtable_32_types.h
2121
0644
edit
dl
rm
pgtable_64.h
7474
0644
edit
dl
rm
pgtable_64_types.h
4365
0644
edit
dl
rm
pgtable_types.h
17149
0644
edit
dl
rm
pkeys.h
3542
0644
edit
dl
rm
pkru.h
1346
0644
edit
dl
rm
platform_sst_audio.h
3290
0644
edit
dl
rm
pm-trace.h
611
0644
edit
dl
rm
posix_types.h
144
0644
edit
dl
rm
preempt.h
3217
0644
edit
dl
rm
probe_roms.h
273
0644
edit
dl
rm
processor-cyrix.h
879
0644
edit
dl
rm
processor-flags.h
1750
0644
edit
dl
rm
processor.h
24480
0644
edit
dl
rm
prom.h
1028
0644
edit
dl
rm
proto.h
1313
0644
edit
dl
rm
pti.h
429
0644
edit
dl
rm
ptrace.h
8996
0644
edit
dl
rm
purgatory.h
235
0644
edit
dl
rm
pvclock-abi.h
1530
0644
edit
dl
rm
pvclock.h
2702
0644
edit
dl
rm
qrwlock.h
199
0644
edit
dl
rm
qspinlock.h
2598
0644
edit
dl
rm
qspinlock_paravirt.h
1908
0644
edit
dl
rm
realmode.h
2064
0644
edit
dl
rm
reboot.h
898
0644
edit
dl
rm
reboot_fixups.h
183
0644
edit
dl
rm
refcount.h
2911
0644
edit
dl
rm
required-features.h
3043
0644
edit
dl
rm
resctrl.h
3064
0644
edit
dl
rm
rio.h
2630
0644
edit
dl
rm
rmwcc.h
2259
0644
edit
dl
rm
seccomp.h
510
0644
edit
dl
rm
sections.h
916
0644
edit
dl
rm
segment.h
11184
0644
edit
dl
rm
serial.h
1137
0644
edit
dl
rm
setup.h
3751
0644
edit
dl
rm
setup_arch.h
77
0644
edit
dl
rm
set_memory.h
5381
0644
edit
dl
rm
sev-common.h
4867
0644
edit
dl
rm
sev.h
6965
0644
edit
dl
rm
sgx.h
13157
0644
edit
dl
rm
shmparam.h
193
0644
edit
dl
rm
sigcontext.h
261
0644
edit
dl
rm
sigframe.h
2339
0644
edit
dl
rm
sighandling.h
730
0644
edit
dl
rm
signal.h
2424
0644
edit
dl
rm
simd.h
287
0644
edit
dl
rm
smap.h
2247
0644
edit
dl
rm
smp.h
5500
0644
edit
dl
rm
sparsemem.h
994
0644
edit
dl
rm
spec-ctrl.h
3143
0644
edit
dl
rm
special_insns.h
7536
0644
edit
dl
rm
spinlock.h
1214
0644
edit
dl
rm
spinlock_types.h
719
0644
edit
dl
rm
sta2x11.h
352
0644
edit
dl
rm
stackprotector.h
3966
0644
edit
dl
rm
stacktrace.h
2619
0644
edit
dl
rm
string.h
129
0644
edit
dl
rm
string_32.h
7929
0644
edit
dl
rm
string_64.h
4237
0644
edit
dl
rm
suspend.h
503
0644
edit
dl
rm
suspend_32.h
938
0644
edit
dl
rm
suspend_64.h
1838
0644
edit
dl
rm
svm.h
14672
0644
edit
dl
rm
switch_to.h
3258
0644
edit
dl
rm
sync_bitops.h
3503
0644
edit
dl
rm
sync_core.h
3138
0644
edit
dl
rm
syscall.h
5489
0644
edit
dl
rm
syscalls.h
1332
0644
edit
dl
rm
syscall_wrapper.h
7780
0644
edit
dl
rm
sysfb.h
2600
0644
edit
dl
rm
tce.h
1724
0644
edit
dl
rm
tdx.h
2360
0644
edit
dl
rm
text-patching.h
4812
0644
edit
dl
rm
thermal.h
428
0644
edit
dl
rm
thread_info.h
8805
0644
edit
dl
rm
time.h
331
0644
edit
dl
rm
timer.h
1027
0644
edit
dl
rm
timex.h
305
0644
edit
dl
rm
tlb.h
1103
0644
edit
dl
rm
tlbbatch.h
332
0644
edit
dl
rm
tlbflush.h
17813
0644
edit
dl
rm
topology.h
6654
0644
edit
dl
rm
trace_clock.h
406
0644
edit
dl
rm
trapnr.h
1316
0644
edit
dl
rm
traps.h
5374
0644
edit
dl
rm
trap_pf.h
709
0644
edit
dl
rm
tsc.h
1950
0644
edit
dl
rm
uaccess.h
21233
0644
edit
dl
rm
uaccess_32.h
1006
0644
edit
dl
rm
uaccess_64.h
3129
0644
edit
dl
rm
umip.h
329
0644
edit
dl
rm
unaligned.h
345
0644
edit
dl
rm
unistd.h
1482
0644
edit
dl
rm
unwind.h
3220
0644
edit
dl
rm
unwind_hints.h
3342
0644
edit
dl
rm
uprobes.h
1686
0644
edit
dl
rm
user.h
2257
0644
edit
dl
rm
user32.h
2156
0644
edit
dl
rm
user_32.h
5042
0644
edit
dl
rm
user_64.h
5339
0644
edit
dl
rm
vdso.h
1400
0644
edit
dl
rm
vga.h
740
0644
edit
dl
rm
vgtod.h
518
0644
edit
dl
rm
virtext.h
3102
0644
edit
dl
rm
vm86.h
2212
0644
edit
dl
rm
vmware.h
1942
0644
edit
dl
rm
vmx.h
26763
0644
edit
dl
rm
vmxfeatures.h
6049
0644
edit
dl
rm
vsyscall.h
920
0644
edit
dl
rm
vvar.h
1603
0644
edit
dl
rm
word-at-a-time.h
2596
0644
edit
dl
rm
x86_init.h
11520
0644
edit
dl
rm
xor.h
10508
0644
edit
dl
rm
xor_32.h
14748
0644
edit
dl
rm
xor_64.h
716
0644
edit
dl
rm
xor_avx.h
4610
0644
edit
dl
rm
Edit:
/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/arch/x86/include/asm/svm.h
(14672B)
/* SPDX-License-Identifier: GPL-2.0 */ #ifndef __SVM_H #define __SVM_H #include <uapi/asm/svm.h> #include <uapi/asm/kvm.h> /* * 32-bit intercept words in the VMCB Control Area, starting * at Byte offset 000h. */ enum intercept_words { INTERCEPT_CR = 0, INTERCEPT_DR, INTERCEPT_EXCEPTION, INTERCEPT_WORD3, INTERCEPT_WORD4, INTERCEPT_WORD5, MAX_INTERCEPT, }; enum { /* Byte offset 000h (word 0) */ INTERCEPT_CR0_READ = 0, INTERCEPT_CR3_READ = 3, INTERCEPT_CR4_READ = 4, INTERCEPT_CR8_READ = 8, INTERCEPT_CR0_WRITE = 16, INTERCEPT_CR3_WRITE = 16 + 3, INTERCEPT_CR4_WRITE = 16 + 4, INTERCEPT_CR8_WRITE = 16 + 8, /* Byte offset 004h (word 1) */ INTERCEPT_DR0_READ = 32, INTERCEPT_DR1_READ, INTERCEPT_DR2_READ, INTERCEPT_DR3_READ, INTERCEPT_DR4_READ, INTERCEPT_DR5_READ, INTERCEPT_DR6_READ, INTERCEPT_DR7_READ, INTERCEPT_DR0_WRITE = 48, INTERCEPT_DR1_WRITE, INTERCEPT_DR2_WRITE, INTERCEPT_DR3_WRITE, INTERCEPT_DR4_WRITE, INTERCEPT_DR5_WRITE, INTERCEPT_DR6_WRITE, INTERCEPT_DR7_WRITE, /* Byte offset 008h (word 2) */ INTERCEPT_EXCEPTION_OFFSET = 64, /* Byte offset 00Ch (word 3) */ INTERCEPT_INTR = 96, INTERCEPT_NMI, INTERCEPT_SMI, INTERCEPT_INIT, INTERCEPT_VINTR, INTERCEPT_SELECTIVE_CR0, INTERCEPT_STORE_IDTR, INTERCEPT_STORE_GDTR, INTERCEPT_STORE_LDTR, INTERCEPT_STORE_TR, INTERCEPT_LOAD_IDTR, INTERCEPT_LOAD_GDTR, INTERCEPT_LOAD_LDTR, INTERCEPT_LOAD_TR, INTERCEPT_RDTSC, INTERCEPT_RDPMC, INTERCEPT_PUSHF, INTERCEPT_POPF, INTERCEPT_CPUID, INTERCEPT_RSM, INTERCEPT_IRET, INTERCEPT_INTn, INTERCEPT_INVD, INTERCEPT_PAUSE, INTERCEPT_HLT, INTERCEPT_INVLPG, INTERCEPT_INVLPGA, INTERCEPT_IOIO_PROT, INTERCEPT_MSR_PROT, INTERCEPT_TASK_SWITCH, INTERCEPT_FERR_FREEZE, INTERCEPT_SHUTDOWN, /* Byte offset 010h (word 4) */ INTERCEPT_VMRUN = 128, INTERCEPT_VMMCALL, INTERCEPT_VMLOAD, INTERCEPT_VMSAVE, INTERCEPT_STGI, INTERCEPT_CLGI, INTERCEPT_SKINIT, INTERCEPT_RDTSCP, INTERCEPT_ICEBP, INTERCEPT_WBINVD, INTERCEPT_MONITOR, INTERCEPT_MWAIT, INTERCEPT_MWAIT_COND, INTERCEPT_XSETBV, INTERCEPT_RDPRU, TRAP_EFER_WRITE, TRAP_CR0_WRITE, TRAP_CR1_WRITE, TRAP_CR2_WRITE, TRAP_CR3_WRITE, TRAP_CR4_WRITE, TRAP_CR5_WRITE, TRAP_CR6_WRITE, TRAP_CR7_WRITE, TRAP_CR8_WRITE, /* Byte offset 014h (word 5) */ INTERCEPT_INVLPGB = 160, INTERCEPT_INVLPGB_ILLEGAL, INTERCEPT_INVPCID, INTERCEPT_MCOMMIT, INTERCEPT_TLBSYNC, }; struct __attribute__ ((__packed__)) vmcb_control_area { u32 intercepts[MAX_INTERCEPT]; u32 reserved_1[15 - MAX_INTERCEPT]; u16 pause_filter_thresh; u16 pause_filter_count; u64 iopm_base_pa; u64 msrpm_base_pa; u64 tsc_offset; u32 asid; u8 tlb_ctl; u8 reserved_2[3]; u32 int_ctl; u32 int_vector; u32 int_state; u8 reserved_3[4]; u32 exit_code; u32 exit_code_hi; u64 exit_info_1; u64 exit_info_2; u32 exit_int_info; u32 exit_int_info_err; u64 nested_ctl; u64 avic_vapic_bar; u64 ghcb_gpa; u32 event_inj; u32 event_inj_err; u64 nested_cr3; u64 virt_ext; u32 clean; u32 reserved_5; u64 next_rip; u8 insn_len; u8 insn_bytes[15]; u64 avic_backing_page; /* Offset 0xe0 */ u8 reserved_6[8]; /* Offset 0xe8 */ u64 avic_logical_id; /* Offset 0xf0 */ u64 avic_physical_id; /* Offset 0xf8 */ u8 reserved_7[8]; u64 vmsa_pa; /* Used for an SEV-ES guest */ u8 reserved_8[720]; /* * Offset 0x3e0, 32 bytes reserved * for use by hypervisor/software. */ u8 reserved_sw[32]; }; #define TLB_CONTROL_DO_NOTHING 0 #define TLB_CONTROL_FLUSH_ALL_ASID 1 #define TLB_CONTROL_FLUSH_ASID 3 #define TLB_CONTROL_FLUSH_ASID_LOCAL 7 #define V_TPR_MASK 0x0f #define V_IRQ_SHIFT 8 #define V_IRQ_MASK (1 << V_IRQ_SHIFT) #define V_GIF_SHIFT 9 #define V_GIF_MASK (1 << V_GIF_SHIFT) #define V_INTR_PRIO_SHIFT 16 #define V_INTR_PRIO_MASK (0x0f << V_INTR_PRIO_SHIFT) #define V_IGN_TPR_SHIFT 20 #define V_IGN_TPR_MASK (1 << V_IGN_TPR_SHIFT) #define V_IRQ_INJECTION_BITS_MASK (V_IRQ_MASK | V_INTR_PRIO_MASK | V_IGN_TPR_MASK) #define V_INTR_MASKING_SHIFT 24 #define V_INTR_MASKING_MASK (1 << V_INTR_MASKING_SHIFT) #define V_GIF_ENABLE_SHIFT 25 #define V_GIF_ENABLE_MASK (1 << V_GIF_ENABLE_SHIFT) #define AVIC_ENABLE_SHIFT 31 #define AVIC_ENABLE_MASK (1 << AVIC_ENABLE_SHIFT) #define X2APIC_MODE_SHIFT 30 #define X2APIC_MODE_MASK (1 << X2APIC_MODE_SHIFT) #define LBR_CTL_ENABLE_MASK BIT_ULL(0) #define VIRTUAL_VMLOAD_VMSAVE_ENABLE_MASK BIT_ULL(1) #define SVM_INTERRUPT_SHADOW_MASK BIT_ULL(0) #define SVM_GUEST_INTERRUPT_MASK BIT_ULL(1) #define SVM_IOIO_STR_SHIFT 2 #define SVM_IOIO_REP_SHIFT 3 #define SVM_IOIO_SIZE_SHIFT 4 #define SVM_IOIO_ASIZE_SHIFT 7 #define SVM_IOIO_TYPE_MASK 1 #define SVM_IOIO_STR_MASK (1 << SVM_IOIO_STR_SHIFT) #define SVM_IOIO_REP_MASK (1 << SVM_IOIO_REP_SHIFT) #define SVM_IOIO_SIZE_MASK (7 << SVM_IOIO_SIZE_SHIFT) #define SVM_IOIO_ASIZE_MASK (7 << SVM_IOIO_ASIZE_SHIFT) #define SVM_VM_CR_VALID_MASK 0x001fULL #define SVM_VM_CR_SVM_LOCK_MASK 0x0008ULL #define SVM_VM_CR_SVM_DIS_MASK 0x0010ULL #define SVM_NESTED_CTL_NP_ENABLE BIT(0) #define SVM_NESTED_CTL_SEV_ENABLE BIT(1) #define SVM_NESTED_CTL_SEV_ES_ENABLE BIT(2) #define SVM_TSC_RATIO_RSVD 0xffffff0000000000ULL #define SVM_TSC_RATIO_MIN 0x0000000000000001ULL #define SVM_TSC_RATIO_MAX 0x000000ffffffffffULL #define SVM_TSC_RATIO_DEFAULT 0x0100000000ULL /* AVIC */ #define AVIC_LOGICAL_ID_ENTRY_GUEST_PHYSICAL_ID_MASK (0xFFULL) #define AVIC_LOGICAL_ID_ENTRY_VALID_BIT 31 #define AVIC_LOGICAL_ID_ENTRY_VALID_MASK (1 << 31) #define AVIC_PHYSICAL_ID_ENTRY_HOST_PHYSICAL_ID_MASK GENMASK_ULL(11, 0) #define AVIC_PHYSICAL_ID_ENTRY_BACKING_PAGE_MASK (0xFFFFFFFFFFULL << 12) #define AVIC_PHYSICAL_ID_ENTRY_IS_RUNNING_MASK (1ULL << 62) #define AVIC_PHYSICAL_ID_ENTRY_VALID_MASK (1ULL << 63) #define AVIC_PHYSICAL_ID_TABLE_SIZE_MASK (0xFFULL) #define AVIC_DOORBELL_PHYSICAL_ID_MASK GENMASK_ULL(11, 0) #define VMCB_AVIC_APIC_BAR_MASK 0xFFFFFFFFFF000ULL #define AVIC_UNACCEL_ACCESS_WRITE_MASK 1 #define AVIC_UNACCEL_ACCESS_OFFSET_MASK 0xFF0 #define AVIC_UNACCEL_ACCESS_VECTOR_MASK 0xFFFFFFFF enum avic_ipi_failure_cause { AVIC_IPI_FAILURE_INVALID_INT_TYPE, AVIC_IPI_FAILURE_TARGET_NOT_RUNNING, AVIC_IPI_FAILURE_INVALID_TARGET, AVIC_IPI_FAILURE_INVALID_BACKING_PAGE, }; #define AVIC_PHYSICAL_MAX_INDEX_MASK GENMASK_ULL(8, 0) /* * For AVIC, the max index allowed for physical APIC ID table is 0xfe (254), as * 0xff is a broadcast to all CPUs, i.e. can't be targeted individually. */ #define AVIC_MAX_PHYSICAL_ID 0XFEULL /* * For x2AVIC, the max index allowed for physical APIC ID table is 0x1ff (511). */ #define X2AVIC_MAX_PHYSICAL_ID 0x1FFUL static_assert((AVIC_MAX_PHYSICAL_ID & AVIC_PHYSICAL_MAX_INDEX_MASK) == AVIC_MAX_PHYSICAL_ID); static_assert((X2AVIC_MAX_PHYSICAL_ID & AVIC_PHYSICAL_MAX_INDEX_MASK) == X2AVIC_MAX_PHYSICAL_ID); #define AVIC_HPA_MASK ~((0xFFFULL << 52) | 0xFFF) struct vmcb_seg { u16 selector; u16 attrib; u32 limit; u64 base; } __packed; /* Save area definition for legacy and SEV-MEM guests */ struct vmcb_save_area { struct vmcb_seg es; struct vmcb_seg cs; struct vmcb_seg ss; struct vmcb_seg ds; struct vmcb_seg fs; struct vmcb_seg gs; struct vmcb_seg gdtr; struct vmcb_seg ldtr; struct vmcb_seg idtr; struct vmcb_seg tr; u8 reserved_1[42]; u8 vmpl; u8 cpl; u8 reserved_2[4]; u64 efer; u8 reserved_3[112]; u64 cr4; u64 cr3; u64 cr0; u64 dr7; u64 dr6; u64 rflags; u64 rip; u8 reserved_4[88]; u64 rsp; u64 s_cet; u64 ssp; u64 isst_addr; u64 rax; u64 star; u64 lstar; u64 cstar; u64 sfmask; u64 kernel_gs_base; u64 sysenter_cs; u64 sysenter_esp; u64 sysenter_eip; u64 cr2; u8 reserved_5[32]; u64 g_pat; u64 dbgctl; u64 br_from; u64 br_to; u64 last_excp_from; u64 last_excp_to; u8 reserved_6[72]; u32 spec_ctrl; /* Guest version of SPEC_CTRL at 0x2E0 */ } __packed; /* Save area definition for SEV-ES and SEV-SNP guests */ struct sev_es_save_area { struct vmcb_seg es; struct vmcb_seg cs; struct vmcb_seg ss; struct vmcb_seg ds; struct vmcb_seg fs; struct vmcb_seg gs; struct vmcb_seg gdtr; struct vmcb_seg ldtr; struct vmcb_seg idtr; struct vmcb_seg tr; u64 vmpl0_ssp; u64 vmpl1_ssp; u64 vmpl2_ssp; u64 vmpl3_ssp; u64 u_cet; u8 reserved_1[2]; u8 vmpl; u8 cpl; u8 reserved_2[4]; u64 efer; u8 reserved_3[104]; u64 xss; u64 cr4; u64 cr3; u64 cr0; u64 dr7; u64 dr6; u64 rflags; u64 rip; u64 dr0; u64 dr1; u64 dr2; u64 dr3; u64 dr0_addr_mask; u64 dr1_addr_mask; u64 dr2_addr_mask; u64 dr3_addr_mask; u8 reserved_4[24]; u64 rsp; u64 s_cet; u64 ssp; u64 isst_addr; u64 rax; u64 star; u64 lstar; u64 cstar; u64 sfmask; u64 kernel_gs_base; u64 sysenter_cs; u64 sysenter_esp; u64 sysenter_eip; u64 cr2; u8 reserved_5[32]; u64 g_pat; u64 dbgctl; u64 br_from; u64 br_to; u64 last_excp_from; u64 last_excp_to; u8 reserved_7[80]; u32 pkru; u8 reserved_8[20]; u64 reserved_9; /* rax already available at 0x01f8 */ u64 rcx; u64 rdx; u64 rbx; u64 reserved_10; /* rsp already available at 0x01d8 */ u64 rbp; u64 rsi; u64 rdi; u64 r8; u64 r9; u64 r10; u64 r11; u64 r12; u64 r13; u64 r14; u64 r15; u8 reserved_11[16]; u64 guest_exit_info_1; u64 guest_exit_info_2; u64 guest_exit_int_info; u64 guest_nrip; u64 sev_features; u64 vintr_ctrl; u64 guest_exit_code; u64 virtual_tom; u64 tlb_id; u64 pcpu_id; u64 event_inj; u64 xcr0; u8 reserved_12[16]; /* Floating point area */ u64 x87_dp; u32 mxcsr; u16 x87_ftw; u16 x87_fsw; u16 x87_fcw; u16 x87_fop; u16 x87_ds; u16 x87_cs; u64 x87_rip; u8 fpreg_x87[80]; u8 fpreg_xmm[256]; u8 fpreg_ymm[256]; } __packed; struct ghcb_save_area { u8 reserved_1[203]; u8 cpl; u8 reserved_2[116]; u64 xss; u8 reserved_3[24]; u64 dr7; u8 reserved_4[16]; u64 rip; u8 reserved_5[88]; u64 rsp; u8 reserved_6[24]; u64 rax; u8 reserved_7[264]; u64 rcx; u64 rdx; u64 rbx; u8 reserved_8[8]; u64 rbp; u64 rsi; u64 rdi; u64 r8; u64 r9; u64 r10; u64 r11; u64 r12; u64 r13; u64 r14; u64 r15; u8 reserved_9[16]; u64 sw_exit_code; u64 sw_exit_info_1; u64 sw_exit_info_2; u64 sw_scratch; u8 reserved_10[56]; u64 xcr0; u8 valid_bitmap[16]; u64 x87_state_gpa; } __packed; #define GHCB_SHARED_BUF_SIZE 2032 struct ghcb { struct ghcb_save_area save; u8 reserved_save[2048 - sizeof(struct ghcb_save_area)]; u8 shared_buffer[GHCB_SHARED_BUF_SIZE]; u8 reserved_1[10]; u16 protocol_version; /* negotiated SEV-ES/GHCB protocol version */ u32 ghcb_usage; } __packed; #define EXPECTED_VMCB_SAVE_AREA_SIZE 740 #define EXPECTED_GHCB_SAVE_AREA_SIZE 1032 #define EXPECTED_SEV_ES_SAVE_AREA_SIZE 1648 #define EXPECTED_VMCB_CONTROL_AREA_SIZE 1024 #define EXPECTED_GHCB_SIZE PAGE_SIZE static inline void __unused_size_checks(void) { BUILD_BUG_ON(sizeof(struct vmcb_save_area) != EXPECTED_VMCB_SAVE_AREA_SIZE); BUILD_BUG_ON(sizeof(struct ghcb_save_area) != EXPECTED_GHCB_SAVE_AREA_SIZE); BUILD_BUG_ON(sizeof(struct sev_es_save_area) != EXPECTED_SEV_ES_SAVE_AREA_SIZE); BUILD_BUG_ON(sizeof(struct vmcb_control_area) != EXPECTED_VMCB_CONTROL_AREA_SIZE); BUILD_BUG_ON(sizeof(struct ghcb) != EXPECTED_GHCB_SIZE); } struct vmcb { struct vmcb_control_area control; struct vmcb_save_area save; } __packed; #define SVM_CPUID_FUNC 0x8000000a #define SVM_VM_CR_SVM_DISABLE 4 #define SVM_SELECTOR_S_SHIFT 4 #define SVM_SELECTOR_DPL_SHIFT 5 #define SVM_SELECTOR_P_SHIFT 7 #define SVM_SELECTOR_AVL_SHIFT 8 #define SVM_SELECTOR_L_SHIFT 9 #define SVM_SELECTOR_DB_SHIFT 10 #define SVM_SELECTOR_G_SHIFT 11 #define SVM_SELECTOR_TYPE_MASK (0xf) #define SVM_SELECTOR_S_MASK (1 << SVM_SELECTOR_S_SHIFT) #define SVM_SELECTOR_DPL_MASK (3 << SVM_SELECTOR_DPL_SHIFT) #define SVM_SELECTOR_P_MASK (1 << SVM_SELECTOR_P_SHIFT) #define SVM_SELECTOR_AVL_MASK (1 << SVM_SELECTOR_AVL_SHIFT) #define SVM_SELECTOR_L_MASK (1 << SVM_SELECTOR_L_SHIFT) #define SVM_SELECTOR_DB_MASK (1 << SVM_SELECTOR_DB_SHIFT) #define SVM_SELECTOR_G_MASK (1 << SVM_SELECTOR_G_SHIFT) #define SVM_SELECTOR_WRITE_MASK (1 << 1) #define SVM_SELECTOR_READ_MASK SVM_SELECTOR_WRITE_MASK #define SVM_SELECTOR_CODE_MASK (1 << 3) #define SVM_EVTINJ_VEC_MASK 0xff #define SVM_EVTINJ_TYPE_SHIFT 8 #define SVM_EVTINJ_TYPE_MASK (7 << SVM_EVTINJ_TYPE_SHIFT) #define SVM_EVTINJ_TYPE_INTR (0 << SVM_EVTINJ_TYPE_SHIFT) #define SVM_EVTINJ_TYPE_NMI (2 << SVM_EVTINJ_TYPE_SHIFT) #define SVM_EVTINJ_TYPE_EXEPT (3 << SVM_EVTINJ_TYPE_SHIFT) #define SVM_EVTINJ_TYPE_SOFT (4 << SVM_EVTINJ_TYPE_SHIFT) #define SVM_EVTINJ_VALID (1 << 31) #define SVM_EVTINJ_VALID_ERR (1 << 11) #define SVM_EXITINTINFO_VEC_MASK SVM_EVTINJ_VEC_MASK #define SVM_EXITINTINFO_TYPE_MASK SVM_EVTINJ_TYPE_MASK #define SVM_EXITINTINFO_TYPE_INTR SVM_EVTINJ_TYPE_INTR #define SVM_EXITINTINFO_TYPE_NMI SVM_EVTINJ_TYPE_NMI #define SVM_EXITINTINFO_TYPE_EXEPT SVM_EVTINJ_TYPE_EXEPT #define SVM_EXITINTINFO_TYPE_SOFT SVM_EVTINJ_TYPE_SOFT #define SVM_EXITINTINFO_VALID SVM_EVTINJ_VALID #define SVM_EXITINTINFO_VALID_ERR SVM_EVTINJ_VALID_ERR #define SVM_EXITINFOSHIFT_TS_REASON_IRET 36 #define SVM_EXITINFOSHIFT_TS_REASON_JMP 38 #define SVM_EXITINFOSHIFT_TS_HAS_ERROR_CODE 44 #define SVM_EXITINFO_REG_MASK 0x0F #define SVM_CR0_SELECTIVE_MASK (X86_CR0_TS | X86_CR0_MP) /* GHCB Accessor functions */ #define GHCB_BITMAP_IDX(field) \ (offsetof(struct ghcb_save_area, field) / sizeof(u64)) #define DEFINE_GHCB_ACCESSORS(field) \ static inline bool ghcb_##field##_is_valid(const struct ghcb *ghcb) \ { \ return test_bit(GHCB_BITMAP_IDX(field), \ (unsigned long *)&ghcb->save.valid_bitmap); \ } \ \ static inline u64 ghcb_get_##field(struct ghcb *ghcb) \ { \ return ghcb->save.field; \ } \ \ static inline u64 ghcb_get_##field##_if_valid(struct ghcb *ghcb) \ { \ return ghcb_##field##_is_valid(ghcb) ? ghcb->save.field : 0; \ } \ \ static inline void ghcb_set_##field(struct ghcb *ghcb, u64 value) \ { \ __set_bit(GHCB_BITMAP_IDX(field), \ (unsigned long *)&ghcb->save.valid_bitmap); \ ghcb->save.field = value; \ } DEFINE_GHCB_ACCESSORS(cpl) DEFINE_GHCB_ACCESSORS(rip) DEFINE_GHCB_ACCESSORS(rsp) DEFINE_GHCB_ACCESSORS(rax) DEFINE_GHCB_ACCESSORS(rcx) DEFINE_GHCB_ACCESSORS(rdx) DEFINE_GHCB_ACCESSORS(rbx) DEFINE_GHCB_ACCESSORS(rbp) DEFINE_GHCB_ACCESSORS(rsi) DEFINE_GHCB_ACCESSORS(rdi) DEFINE_GHCB_ACCESSORS(r8) DEFINE_GHCB_ACCESSORS(r9) DEFINE_GHCB_ACCESSORS(r10) DEFINE_GHCB_ACCESSORS(r11) DEFINE_GHCB_ACCESSORS(r12) DEFINE_GHCB_ACCESSORS(r13) DEFINE_GHCB_ACCESSORS(r14) DEFINE_GHCB_ACCESSORS(r15) DEFINE_GHCB_ACCESSORS(sw_exit_code) DEFINE_GHCB_ACCESSORS(sw_exit_info_1) DEFINE_GHCB_ACCESSORS(sw_exit_info_2) DEFINE_GHCB_ACCESSORS(sw_scratch) DEFINE_GHCB_ACCESSORS(xcr0) #endif
Save
cmd:
run