/
usr
/
src
/
kernels
/
4.18.0-553.121.1.el8_10.x86_64
/
include
/
dt-bindings
/
power
/
/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/dt-bindings/power
mkdir
upload
Name
Size
Mode
Actions
imx7-power.h
429
0644
edit
dl
rm
mt2701-power.h
933
0644
edit
dl
rm
mt2712-power.h
1020
0644
edit
dl
rm
mt6797-power.h
1050
0644
edit
dl
rm
mt7622-power.h
766
0644
edit
dl
rm
mt7623a-power.h
320
0644
edit
dl
rm
mt8173-power.h
532
0644
edit
dl
rm
owl-s500-powergate.h
406
0644
edit
dl
rm
owl-s700-powergate.h
407
0644
edit
dl
rm
px30-power.h
569
0644
edit
dl
rm
r8a7743-sysc.h
759
0644
edit
dl
rm
r8a7745-sysc.h
756
0644
edit
dl
rm
r8a7779-sysc.h
811
0644
edit
dl
rm
r8a7790-sysc.h
1048
0644
edit
dl
rm
r8a7791-sysc.h
795
0644
edit
dl
rm
r8a7792-sysc.h
801
0644
edit
dl
rm
r8a7793-sysc.h
871
0644
edit
dl
rm
r8a7794-sysc.h
792
0644
edit
dl
rm
r8a7795-sysc.h
1303
0644
edit
dl
rm
r8a7796-sysc.h
1104
0644
edit
dl
rm
r8a77470-sysc.h
615
0644
edit
dl
rm
r8a77965-sysc.h
848
0644
edit
dl
rm
r8a77970-sysc.h
977
0644
edit
dl
rm
r8a77980-sysc.h
1261
0644
edit
dl
rm
r8a77990-sysc.h
738
0644
edit
dl
rm
r8a77995-sysc.h
711
0644
edit
dl
rm
raspberrypi-power.h
1277
0644
edit
dl
rm
rk3036-power.h
316
0644
edit
dl
rm
rk3128-power.h
297
0644
edit
dl
rm
rk3228-power.h
456
0644
edit
dl
rm
rk3288-power.h
652
0644
edit
dl
rm
rk3328-power.h
429
0644
edit
dl
rm
rk3366-power.h
514
0644
edit
dl
rm
rk3368-power.h
669
0644
edit
dl
rm
rk3399-power.h
1227
0644
edit
dl
rm
tegra186-powergate.h
1450
0644
edit
dl
rm
tegra194-powergate.h
1234
0644
edit
dl
rm
Edit:
/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/dt-bindings/power/tegra194-powergate.h
(1234B)
/* SPDX-License-Identifier: GPL-2.0 */ /* Copyright (c) 2018, NVIDIA CORPORATION. All rights reserved. */ #ifndef __ABI_MACH_T194_POWERGATE_T194_H_ #define __ABI_MACH_T194_POWERGATE_T194_H_ #define TEGRA194_POWER_DOMAIN_AUD 1 #define TEGRA194_POWER_DOMAIN_DISP 2 #define TEGRA194_POWER_DOMAIN_DISPB 3 #define TEGRA194_POWER_DOMAIN_DISPC 4 #define TEGRA194_POWER_DOMAIN_ISPA 5 #define TEGRA194_POWER_DOMAIN_NVDECA 6 #define TEGRA194_POWER_DOMAIN_NVJPG 7 #define TEGRA194_POWER_DOMAIN_NVENCA 8 #define TEGRA194_POWER_DOMAIN_NVENCB 9 #define TEGRA194_POWER_DOMAIN_NVDECB 10 #define TEGRA194_POWER_DOMAIN_SAX 11 #define TEGRA194_POWER_DOMAIN_VE 12 #define TEGRA194_POWER_DOMAIN_VIC 13 #define TEGRA194_POWER_DOMAIN_XUSBA 14 #define TEGRA194_POWER_DOMAIN_XUSBB 15 #define TEGRA194_POWER_DOMAIN_XUSBC 16 #define TEGRA194_POWER_DOMAIN_PCIEX8A 17 #define TEGRA194_POWER_DOMAIN_PCIEX4A 18 #define TEGRA194_POWER_DOMAIN_PCIEX1A 19 #define TEGRA194_POWER_DOMAIN_PCIEX8B 21 #define TEGRA194_POWER_DOMAIN_PVAA 22 #define TEGRA194_POWER_DOMAIN_PVAB 23 #define TEGRA194_POWER_DOMAIN_DLAA 24 #define TEGRA194_POWER_DOMAIN_DLAB 25 #define TEGRA194_POWER_DOMAIN_CV 26 #define TEGRA194_POWER_DOMAIN_GPU 27 #define TEGRA194_POWER_DOMAIN_MAX 27 #endif
Save
cmd:
run