FM / linux

/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/linux/

/usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/linux

Name	Size	Mode	Actions
amba/	-	0755	rm
avf/	-	0755	rm
bcma/	-	0755	rm
byteorder/	-	0755	rm
can/	-	0755	rm
ceph/	-	0755	rm
clk/	-	0755	rm
crush/	-	0755	rm
decompress/	-	0755	rm
dma/	-	0755	rm
dsa/	-	0755	rm
extcon/	-	0755	rm
firmware/	-	0755	rm
fpga/	-	0755	rm
fsl/	-	0755	rm
gpio/	-	0755	rm
hsi/	-	0755	rm
iio/	-	0755	rm
input/	-	0755	rm
irqchip/	-	0755	rm
isdn/	-	0755	rm
lockd/	-	0755	rm
mailbox/	-	0755	rm
mfd/	-	0755	rm
mlx4/	-	0755	rm
mlx5/	-	0755	rm
mmc/	-	0755	rm
mtd/	-	0755	rm
mux/	-	0755	rm
net/	-	0755	rm
netfilter/	-	0755	rm
netfilter_arp/	-	0755	rm
netfilter_bridge/	-	0755	rm
netfilter_ipv4/	-	0755	rm
netfilter_ipv6/	-	0755	rm
pcs/	-	0755	rm
perf/	-	0755	rm
phy/	-	0755	rm
pinctrl/	-	0755	rm
platform_data/	-	0755	rm
power/	-	0755	rm
qed/	-	0755	rm
raid/	-	0755	rm
regulator/	-	0755	rm
remoteproc/	-	0755	rm
reset/	-	0755	rm
rpmsg/	-	0755	rm
rtc/	-	0755	rm
sched/	-	0755	rm
soc/	-	0755	rm
soundwire/	-	0755	rm
spi/	-	0755	rm
ssb/	-	0755	rm
sunrpc/	-	0755	rm
ulpi/	-	0755	rm
unaligned/	-	0755	rm
usb/	-	0755	rm
uwb/	-	0755	rm
wimax/	-	0755	rm
8250_pci.h	1038	0644	edit dl rm
a.out.h	354	0644	edit dl rm
acct.h	2551	0644	edit dl rm
acpi.h	43130	0644	edit dl rm
acpi_apmt.h	367	0644	edit dl rm
acpi_dma.h	3300	0644	edit dl rm
acpi_iort.h	3235	0644	edit dl rm
acpi_pmtmr.h	674	0644	edit dl rm
adb.h	1832	0644	edit dl rm
adfs_fs.h	574	0644	edit dl rm
adxl.h	310	0644	edit dl rm
aer.h	1822	0644	edit dl rm
agpgart.h	3908	0644	edit dl rm
agp_backend.h	3534	0644	edit dl rm
ahci-remap.h	607	0644	edit dl rm
ahci_platform.h	1772	0644	edit dl rm
aio.h	651	0644	edit dl rm
alarmtimer.h	1875	0644	edit dl rm
altera_jtaguart.h	379	0644	edit dl rm
altera_uart.h	397	0644	edit dl rm
amd-iommu.h	6931	0644	edit dl rm
amd-pstate.h	3356	0644	edit dl rm
anon_inodes.h	494	0644	edit dl rm
aperture.h	1619	0644	edit dl rm
apm-emulation.h	1575	0644	edit dl rm
apm_bios.h	2746	0644	edit dl rm
apple-gmux.h	1459	0644	edit dl rm
apple_bl.h	498	0644	edit dl rm
arch_topology.h	1983	0644	edit dl rm
arm-cci.h	2058	0644	edit dl rm
arm-smccc.h	16066	0644	edit dl rm
arm_sdei.h	2641	0644	edit dl rm
ascii85.h	532	0644	edit dl rm
asn1.h	2039	0644	edit dl rm
asn1_ber_bytecode.h	2783	0644	edit dl rm
asn1_decoder.h	675	0644	edit dl rm
assoc_array.h	3156	0644	edit dl rm
assoc_array_priv.h	5630	0644	edit dl rm
async.h	4591	0644	edit dl rm
async_tx.h	7487	0644	edit dl rm
ata.h	33980	0644	edit dl rm
atalk.h	4550	0644	edit dl rm
ata_platform.h	729	0644	edit dl rm
ath9k_platform.h	1477	0644	edit dl rm
atm.h	287	0644	edit dl rm
atmdev.h	10457	0644	edit dl rm
atmel-mci.h	1429	0644	edit dl rm
atmel-ssc.h	9971	0644	edit dl rm
atmel_pdc.h	1502	0644	edit dl rm
atmel_tc.h	11600	0644	edit dl rm
atm_suni.h	253	0644	edit dl rm
atm_tcp.h	511	0644	edit dl rm
atomic.h	37546	0644	edit dl rm
attribute_container.h	2799	0644	edit dl rm
audit.h	20332	0644	edit dl rm
audit_arch.h	559	0644	edit dl rm
auto_dev-ioctl.h	454	0644	edit dl rm
auto_fs.h	436	0644	edit dl rm
auxiliary_bus.h	2787	0644	edit dl rm
auxvec.h	304	0644	edit dl rm
average.h	2481	0644	edit dl rm
b1pcmcia.h	666	0644	edit dl rm
backing-dev-defs.h	10327	0644	edit dl rm
backing-dev.h	12260	0644	edit dl rm
backlight.h	13447	0644	edit dl rm
badblocks.h	2188	0644	edit dl rm
balloon_compaction.h	6745	0644	edit dl rm
bcd.h	559	0644	edit dl rm
bch.h	2660	0644	edit dl rm
bcm47xx_nvram.h	1247	0644	edit dl rm
bcm47xx_sprom.h	600	0644	edit dl rm
bcm47xx_wdt.h	555	0644	edit dl rm
bcm963xx_nvram.h	3036	0644	edit dl rm
bcm963xx_tag.h	3685	0644	edit dl rm
binfmts.h	5443	0644	edit dl rm
bio.h	20690	0644	edit dl rm
bitfield.h	5899	0644	edit dl rm
bitmap.h	21496	0644	edit dl rm
bitops.h	8870	0644	edit dl rm
bitrev.h	2541	0644	edit dl rm
bits.h	1512	0644	edit dl rm
bit_spinlock.h	2360	0644	edit dl rm
blk-cgroup.h	22728	0644	edit dl rm
blk-mq-pci.h	269	0644	edit dl rm
blk-mq-rdma.h	234	0644	edit dl rm
blk-mq-virtio.h	293	0644	edit dl rm
blk-mq.h	16074	0644	edit dl rm
blk-pm.h	717	0644	edit dl rm
blkdev.h	58898	0644	edit dl rm
blkpg.h	436	0644	edit dl rm
blktrace_api.h	3777	0644	edit dl rm
blk_types.h	15342	0644	edit dl rm
blockgroup_lock.h	810	0644	edit dl rm
bma150.h	1938	0644	edit dl rm
bottom_half.h	803	0644	edit dl rm
bpf-cgroup.h	19818	0644	edit dl rm
bpf-netns.h	1559	0644	edit dl rm
bpf.h	72824	0644	edit dl rm
bpfilter.h	791	0644	edit dl rm
bpfptr.h	1733	0644	edit dl rm
bpf_lirc.h	698	0644	edit dl rm
bpf_local_storage.h	5349	0644	edit dl rm
bpf_lsm.h	1431	0644	edit dl rm
bpf_trace.h	166	0644	edit dl rm
bpf_types.h	5395	0644	edit dl rm
bpf_verifier.h	18791	0644	edit dl rm
brcmphy.h	14023	0644	edit dl rm
bsearch.h	275	0644	edit dl rm
bsg-lib.h	2455	0644	edit dl rm
bsg.h	1094	0644	edit dl rm
btf.h	7363	0644	edit dl rm
btf_ids.h	5174	0644	edit dl rm
btree-128.h	2737	0644	edit dl rm
btree-type.h	3991	0644	edit dl rm
btree.h	6999	0644	edit dl rm
btrfs.h	145	0644	edit dl rm
buffer_head.h	14379	0644	edit dl rm
bug.h	1967	0644	edit dl rm
buildid.h	248	0644	edit dl rm
build_bug.h	3066	0644	edit dl rm
bvec.h	4119	0644	edit dl rm
c2port.h	1529	0644	edit dl rm
cache.h	2182	0644	edit dl rm
cacheinfo.h	4796	0644	edit dl rm
capability.h	8179	0644	edit dl rm
cb710.h	5827	0644	edit dl rm
cciss_ioctl.h	1053	0644	edit dl rm
ccp.h	18697	0644	edit dl rm
cc_platform.h	3140	0644	edit dl rm
cdev.h	845	0644	edit dl rm
cdrom.h	9193	0644	edit dl rm
cfag12864b.h	1499	0644	edit dl rm
cgroup-defs.h	27242	0644	edit dl rm
cgroup.h	28880	0644	edit dl rm
cgroup_rdma.h	1358	0644	edit dl rm
cgroup_subsys.h	1259	0644	edit dl rm
circ_buf.h	1120	0644	edit dl rm
cleancache.h	3982	0644	edit dl rm
cleanup.h	14215	0644	edit dl rm
clk-provider.h	37542	0644	edit dl rm
clk.h	25157	0644	edit dl rm
clkdev.h	1698	0644	edit dl rm
clockchips.h	7445	0644	edit dl rm
clocksource.h	9188	0644	edit dl rm
clock_cooling.h	2106	0644	edit dl rm
cm4000_cs.h	199	0644	edit dl rm
cma.h	1212	0644	edit dl rm
cmdline-parser.h	1238	0644	edit dl rm
cnt32_to_63.h	3691	0644	edit dl rm
cn_proc.h	1890	0644	edit dl rm
coda.h	2244	0644	edit dl rm
coda_psdev.h	2692	0644	edit dl rm
compaction.h	7654	0644	edit dl rm
compat.h	35739	0644	edit dl rm
compat_time.h	499	0644	edit dl rm
compiler-clang.h	2446	0644	edit dl rm
compiler-gcc.h	5756	0644	edit dl rm
compiler-intel.h	949	0644	edit dl rm
compiler.h	15718	0644	edit dl rm
compiler_attributes.h	10600	0644	edit dl rm
compiler_types.h	6931	0644	edit dl rm
completion.h	4201	0644	edit dl rm
component.h	4459	0644	edit dl rm
concap.h	3778	0644	edit dl rm
configfs.h	9441	0644	edit dl rm
connector.h	2490	0644	edit dl rm
console.h	7504	0644	edit dl rm
consolemap.h	1068	0644	edit dl rm
console_struct.h	6966	0644	edit dl rm
const.h	421	0644	edit dl rm
container.h	668	0644	edit dl rm
container_of.h	1278	0644	edit dl rm
context_tracking.h	5168	0644	edit dl rm
context_tracking_state.h	1529	0644	edit dl rm
cookie.h	1254	0644	edit dl rm
cordic.h	1794	0644	edit dl rm
coredump.h	797	0644	edit dl rm
coresight-pmu.h	989	0644	edit dl rm
coresight-stm.h	152	0644	edit dl rm
coresight.h	9676	0644	edit dl rm
counter.h	15497	0644	edit dl rm
counter_enum.h	1463	0644	edit dl rm
count_zeros.h	1660	0644	edit dl rm
cper.h	16826	0644	edit dl rm
cpu.h	7959	0644	edit dl rm
cpufeature.h	1882	0644	edit dl rm
cpufreq.h	34248	0644	edit dl rm
cpuhotplug.h	14269	0644	edit dl rm
cpuidle.h	13061	0644	edit dl rm
cpuidle_haltpoll.h	312	0644	edit dl rm
cpumask.h	29721	0644	edit dl rm
cpuset.h	8297	0644	edit dl rm
cpu_cooling.h	2389	0644	edit dl rm
cpu_pm.h	2850	0644	edit dl rm
cpu_rmap.h	1902	0644	edit dl rm
crash_core.h	3292	0644	edit dl rm
crash_dump.h	5193	0644	edit dl rm
crc-ccitt.h	609	0644	edit dl rm
crc-itu-t.h	613	0644	edit dl rm
crc-t10dif.h	453	0644	edit dl rm
crc4.h	192	0644	edit dl rm
crc7.h	316	0644	edit dl rm
crc8.h	3747	0644	edit dl rm
crc16.h	622	0644	edit dl rm
crc32.h	2894	0644	edit dl rm
crc32c.h	331	0644	edit dl rm
crc32poly.h	610	0644	edit dl rm
cred.h	12749	0644	edit dl rm
crypto.h	59393	0644	edit dl rm
cryptohash.h	546	0644	edit dl rm
cs5535.h	6426	0644	edit dl rm
ctype.h	1791	0644	edit dl rm
cuda.h	501	0644	edit dl rm
cxl_err.h	468	0644	edit dl rm
cyclades.h	10607	0644	edit dl rm
damon.h	19616	0644	edit dl rm
davinci_emac.h	1150	0644	edit dl rm
dax.h	7553	0644	edit dl rm
dca.h	2698	0644	edit dl rm
dcache.h	19621	0644	edit dl rm
dccp.h	10989	0644	edit dl rm
dcookies.h	1329	0644	edit dl rm
debugfs.h	11921	0644	edit dl rm
debugobjects.h	3988	0644	edit dl rm
debug_locks.h	1627	0644	edit dl rm
delay.h	2335	0644	edit dl rm
delayacct.h	6285	0644	edit dl rm
delayed_call.h	709	0644	edit dl rm
dell-led.h	128	0644	edit dl rm
devcoredump.h	2849	0644	edit dl rm
devfreq-event.h	5778	0644	edit dl rm
devfreq.h	12987	0644	edit dl rm
devfreq_cooling.h	3608	0644	edit dl rm
device-mapper.h	19529	0644	edit dl rm
device.h	67275	0644	edit dl rm
device_cgroup.h	1680	0644	edit dl rm
devm-helpers.h	2740	0644	edit dl rm
devpts_fs.h	1314	0644	edit dl rm
dev_printk.h	7731	0644	edit dl rm
digsig.h	1379	0644	edit dl rm
dim.h	8951	0644	edit dl rm
dio.h	11229	0644	edit dl rm
dirent.h	216	0644	edit dl rm
dlm.h	7240	0644	edit dl rm
dlm_plock.h	678	0644	edit dl rm
dm-bufio.h	4574	0644	edit dl rm
dm-dirty-log.h	4038	0644	edit dl rm
dm-io.h	1980	0644	edit dl rm
dm-kcopyd.h	3013	0644	edit dl rm
dm-region-hash.h	3182	0644	edit dl rm
dm9000.h	1136	0644	edit dl rm
dma-buf.h	21547	0644	edit dl rm
dma-contiguous.h	5070	0644	edit dl rm
dma-direct.h	3681	0644	edit dl rm
dma-direction.h	407	0644	edit dl rm
dma-fence-array.h	2983	0644	edit dl rm
dma-fence-chain.h	3576	0644	edit dl rm
dma-fence-unwrap.h	2298	0644	edit dl rm
dma-fence.h	21162	0644	edit dl rm
dma-iommu.h	3020	0644	edit dl rm
dma-map-ops.h	10863	0644	edit dl rm
dma-mapping.h	23170	0644	edit dl rm
dma-resv.h	17245	0644	edit dl rm
dmaengine.h	54891	0644	edit dl rm
dmapool.h	1832	0644	edit dl rm
dmar.h	8791	0644	edit dl rm
dmi.h	4375	0644	edit dl rm
dnotify.h	1047	0644	edit dl rm
dns_resolver.h	1339	0644	edit dl rm
dqblk_qtree.h	2238	0644	edit dl rm
dqblk_v1.h	327	0644	edit dl rm
dqblk_v2.h	406	0644	edit dl rm
drbd.h	10923	0644	edit dl rm
drbd_genl.h	22010	0644	edit dl rm
drbd_genl_api.h	1808	0644	edit dl rm
drbd_limits.h	8003	0644	edit dl rm
ds2782_battery.h	158	0644	edit dl rm
dtlk.h	3584	0644	edit dl rm
dw_apb_timer.h	1743	0644	edit dl rm
dynamic_debug.h	5831	0644	edit dl rm
dynamic_queue_limits.h	3812	0644	edit dl rm
earlycpio.h	359	0644	edit dl rm
ecryptfs.h	3915	0644	edit dl rm
edac.h	20718	0644	edit dl rm
edd.h	1469	0644	edit dl rm
edma.h	807	0644	edit dl rm
eeprom_93cx6.h	3008	0644	edit dl rm
eeprom_93xx46.h	776	0644	edit dl rm
efi-bgrt.h	644	0644	edit dl rm
efi.h	62813	0644	edit dl rm
efs_vh.h	1585	0644	edit dl rm
eisa.h	3031	0644	edit dl rm
elevator.h	6059	0644	edit dl rm
elf-fdpic.h	2237	0644	edit dl rm
elf-randomize.h	583	0644	edit dl rm
elf.h	1565	0644	edit dl rm
elfcore-compat.h	1267	0644	edit dl rm
elfcore.h	2160	0644	edit dl rm
elfnote.h	3625	0644	edit dl rm
enclosure.h	4711	0644	edit dl rm
energy_model.h	5994	0644	edit dl rm
err.h	1583	0644	edit dl rm
errname.h	283	0644	edit dl rm
errno.h	1424	0644	edit dl rm
error-injection.h	607	0644	edit dl rm
errqueue.h	524	0644	edit dl rm
errseq.h	382	0644	edit dl rm
etherdevice.h	16917	0644	edit dl rm
ethtool.h	35580	0644	edit dl rm
ethtool_netlink.h	1920	0644	edit dl rm
eventfd.h	2167	0644	edit dl rm
eventpoll.h	2457	0644	edit dl rm
evm.h	2985	0644	edit dl rm
export.h	3697	0644	edit dl rm
exportfs.h	7692	0644	edit dl rm
ext2_fs.h	967	0644	edit dl rm
extable.h	1309	0644	edit dl rm
extcon-provider.h	4431	0644	edit dl rm
extcon.h	10270	0644	edit dl rm
f2fs_fs.h	18526	0644	edit dl rm
f75375s.h	541	0644	edit dl rm
falloc.h	1719	0644	edit dl rm
fanotify.h	2336	0644	edit dl rm
fault-inject.h	1975	0644	edit dl rm
fb.h	28712	0644	edit dl rm
fbcon.h	2136	0644	edit dl rm
fcdevice.h	988	0644	edit dl rm
fcntl.h	1808	0644	edit dl rm
fd.h	490	0644	edit dl rm
fddidevice.h	1044	0644	edit dl rm
fdtable.h	3616	0644	edit dl rm
fec.h	609	0644	edit dl rm
file.h	3147	0644	edit dl rm
filter.h	42781	0644	edit dl rm
fips.h	167	0644	edit dl rm
firewire.h	13868	0644	edit dl rm
firmware-map.h	1351	0644	edit dl rm
firmware.h	5874	0644	edit dl rm
fixp-arith.h	4516	0644	edit dl rm
flat.h	1653	0644	edit dl rm
flex_array.h	4412	0644	edit dl rm
flex_proportions.h	2881	0644	edit dl rm
fmc-sdb.h	1319	0644	edit dl rm
fmc.h	9877	0644	edit dl rm
font.h	1598	0644	edit dl rm
fortify-string.h	16550	0644	edit dl rm
freezer.h	9257	0644	edit dl rm
frontswap.h	3121	0644	edit dl rm
fs.h	117740	0644	edit dl rm
fscache-cache.h	19254	0644	edit dl rm
fscache.h	29577	0644	edit dl rm
fscrypt.h	9441	0644	edit dl rm
fscrypt_notsupp.h	5077	0644	edit dl rm
fscrypt_supp.h	7421	0644	edit dl rm
fsi.h	2424	0644	edit dl rm
fsl-diu-fb.h	4179	0644	edit dl rm
fsldma.h	398	0644	edit dl rm
fsl_devices.h	4430	0644	edit dl rm
fsl_hypervisor.h	2824	0644	edit dl rm
fsl_ifc.h	25658	0644	edit dl rm
fsnotify.h	7796	0644	edit dl rm
fsnotify_backend.h	20595	0644	edit dl rm
fs_context.h	9097	0644	edit dl rm
fs_enet_pd.h	3457	0644	edit dl rm
fs_parser.h	4750	0644	edit dl rm
fs_pin.h	619	0644	edit dl rm
fs_stack.h	811	0644	edit dl rm
fs_struct.h	1751	0644	edit dl rm
fs_uart_pd.h	1523	0644	edit dl rm
ftrace.h	33619	0644	edit dl rm
ftrace_irq.h	1163	0644	edit dl rm
futex.h	2497	0644	edit dl rm
fwnode.h	7579	0644	edit dl rm
gameport.h	5695	0644	edit dl rm
gcd.h	193	0644	edit dl rm
genalloc.h	7950	0644	edit dl rm
generic-radix-tree.h	6671	0644	edit dl rm
genetlink.h	1379	0644	edit dl rm
genhd.h	16076	0644	edit dl rm
genl_magic_func.h	11869	0644	edit dl rm
genl_magic_struct.h	7805	0644	edit dl rm
getcpu.h	641	0644	edit dl rm
gfp.h	24208	0644	edit dl rm
glob.h	256	0644	edit dl rm
goldfish.h	605	0644	edit dl rm
gpio-pxa.h	571	0644	edit dl rm
gpio.h	5478	0644	edit dl rm
gpio_keys.h	1782	0644	edit dl rm
hardirq.h	3264	0644	edit dl rm
hash.h	2998	0644	edit dl rm
hashtable.h	6805	0644	edit dl rm
hdlc.h	3413	0644	edit dl rm
hdlcdrv.h	6470	0644	edit dl rm
hdmi.h	12851	0644	edit dl rm
hid-debug.h	1458	0644	edit dl rm
hid-roccat.h	484	0644	edit dl rm
hid-sensor-hub.h	9190	0644	edit dl rm
hid-sensor-ids.h	7617	0644	edit dl rm
hid.h	38339	0644	edit dl rm
hidden.h	966	0644	edit dl rm
hiddev.h	1458	0644	edit dl rm
hidraw.h	1146	0644	edit dl rm
highmem-internal.h	4952	0644	edit dl rm
highmem.h	8235	0644	edit dl rm
highuid.h	3194	0644	edit dl rm
hil.h	18857	0644	edit dl rm
hil_mlc.h	5249	0644	edit dl rm
hippidevice.h	1263	0644	edit dl rm
hmm.h	4656	0644	edit dl rm
host1x.h	8618	0644	edit dl rm
hpet.h	2615	0644	edit dl rm
hp_sdc.h	14352	0644	edit dl rm
hrtimer.h	16651	0644	edit dl rm
hrtimer_defs.h	660	0644	edit dl rm
htcpld.h	617	0644	edit dl rm
hugetlb.h	27496	0644	edit dl rm
hugetlb_cgroup.h	7056	0644	edit dl rm
hugetlb_inline.h	374	0644	edit dl rm
huge_mm.h	15743	0644	edit dl rm
hwmon-sysfs.h	2024	0644	edit dl rm
hwmon-vid.h	1518	0644	edit dl rm
hwmon.h	14084	0644	edit dl rm
hwspinlock.h	13044	0644	edit dl rm
hw_breakpoint.h	4405	0644	edit dl rm
hw_random.h	2377	0644	edit dl rm
hyperv.h	50010	0644	edit dl rm
hypervisor.h	748	0644	edit dl rm
i2c-algo-bit.h	2322	0644	edit dl rm
i2c-algo-pca.h	2599	0644	edit dl rm
i2c-algo-pcf.h	1926	0644	edit dl rm
i2c-dev.h	371	0644	edit dl rm
i2c-mux.h	1668	0644	edit dl rm
i2c-pxa.h	438	0644	edit dl rm
i2c-smbus.h	1991	0644	edit dl rm
i2c.h	37874	0644	edit dl rm
i8042.h	2191	0644	edit dl rm
i8253.h	809	0644	edit dl rm
icmp.h	1085	0644	edit dl rm
icmpv6.h	1732	0644	edit dl rm
ide.h	47403	0644	edit dl rm
idr.h	9715	0644	edit dl rm
ieee80211.h	153058	0644	edit dl rm
ieee802154.h	11780	0644	edit dl rm
if_arp.h	1900	0644	edit dl rm
if_bridge.h	5380	0644	edit dl rm
if_eql.h	1100	0644	edit dl rm
if_ether.h	1506	0644	edit dl rm
if_fddi.h	3526	0644	edit dl rm
if_frad.h	2937	0644	edit dl rm
if_link.h	592	0644	edit dl rm
if_ltalk.h	188	0644	edit dl rm
if_macvlan.h	2757	0644	edit dl rm
if_phonet.h	319	0644	edit dl rm
if_pppol2tp.h	727	0644	edit dl rm
if_pppox.h	2979	0644	edit dl rm
if_tap.h	2288	0644	edit dl rm
if_team.h	8297	0644	edit dl rm
if_tun.h	2050	0644	edit dl rm
if_tunnel.h	409	0644	edit dl rm
if_vlan.h	21124	0644	edit dl rm
igmp.h	4753	0644	edit dl rm
ihex.h	2001	0644	edit dl rm
ima.h	3496	0644	edit dl rm
imx-media.h	811	0644	edit dl rm
in.h	2592	0644	edit dl rm
in6.h	1893	0644	edit dl rm
indirect_call_wrapper.h	2191	0644	edit dl rm
inet.h	2918	0644	edit dl rm
inetdevice.h	8658	0644	edit dl rm
inet_diag.h	2606	0644	edit dl rm
init.h	9778	0644	edit dl rm
initrd.h	789	0644	edit dl rm
init_ohci1394_dma.h	196	0644	edit dl rm
init_task.h	1407	0644	edit dl rm
inotify.h	713	0644	edit dl rm
input-polldev.h	2074	0644	edit dl rm
input.h	19002	0644	edit dl rm
instrumented.h	2868	0644	edit dl rm
integrity.h	1074	0644	edit dl rm
intel-iommu.h	32063	0644	edit dl rm
intel-ish-client-if.h	4091	0644	edit dl rm
intel-pti.h	1600	0644	edit dl rm
intel_rapl.h	4265	0644	edit dl rm
intel_th.h	2501	0644	edit dl rm
interrupt.h	24777	0644	edit dl rm
interval_tree.h	831	0644	edit dl rm
interval_tree_generic.h	7513	0644	edit dl rm
io-64-nonatomic-hi-lo.h	2456	0644	edit dl rm
io-64-nonatomic-lo-hi.h	2456	0644	edit dl rm
io-mapping.h	5222	0644	edit dl rm
io-pgtable.h	8498	0644	edit dl rm
io.h	6201	0644	edit dl rm
ioasid.h	2174	0644	edit dl rm
ioc3.h	3214	0644	edit dl rm
ioc4.h	5920	0644	edit dl rm
iocontext.h	4878	0644	edit dl rm
iomap.h	13893	0644	edit dl rm
iommu-helper.h	1146	0644	edit dl rm
iommu.h	37000	0644	edit dl rm
iopoll.h	8175	0644	edit dl rm
ioport.h	12686	0644	edit dl rm
ioprio.h	2464	0644	edit dl rm
iosys-map.h	15311	0644	edit dl rm
iova.h	4265	0644	edit dl rm
ip.h	1235	0644	edit dl rm
ipack.h	9062	0644	edit dl rm
ipc.h	613	0644	edit dl rm
ipc_namespace.h	4682	0644	edit dl rm
ipmi-fru.h	3694	0644	edit dl rm
ipmi.h	11633	0644	edit dl rm
ipmi_smi.h	11022	0644	edit dl rm
ipv6.h	9283	0644	edit dl rm
ipv6_route.h	594	0644	edit dl rm
irq.h	41783	0644	edit dl rm
irqbypass.h	3681	0644	edit dl rm
irqchip.h	1597	0644	edit dl rm
irqdesc.h	8460	0644	edit dl rm
irqdomain.h	20645	0644	edit dl rm
irqflags.h	8105	0644	edit dl rm
irqhandler.h	362	0644	edit dl rm
irqnr.h	856	0644	edit dl rm
irqreturn.h	503	0644	edit dl rm
irq_cpustat.h	845	0644	edit dl rm
irq_poll.h	575	0644	edit dl rm
irq_sim.h	971	0644	edit dl rm
irq_work.h	1924	0644	edit dl rm
isa.h	2166	0644	edit dl rm
isapnp.h	3896	0644	edit dl rm
iscsi_boot_sysfs.h	4185	0644	edit dl rm
iscsi_ibft.h	1306	0644	edit dl rm
isdn.h	23545	0644	edit dl rm
isdnif.h	19723	0644	edit dl rm
isdn_divertif.h	1301	0644	edit dl rm
isdn_ppp.h	6797	0644	edit dl rm
isicom.h	1528	0644	edit dl rm
ism.h	2273	0644	edit dl rm
iversion.h	12670	0644	edit dl rm
jbd2.h	47971	0644	edit dl rm
jhash.h	4735	0644	edit dl rm
jiffies.h	16340	0644	edit dl rm
journal-head.h	2934	0644	edit dl rm
joystick.h	437	0644	edit dl rm
jump_label.h	15376	0644	edit dl rm
jump_label_ratelimit.h	2867	0644	edit dl rm
jz4740-adc.h	1023	0644	edit dl rm
jz4780-nemc.h	1185	0644	edit dl rm
kallsyms.h	4335	0644	edit dl rm
kasan-checks.h	1495	0644	edit dl rm
kasan.h	12678	0644	edit dl rm
kbd_diacr.h	198	0644	edit dl rm
kbd_kern.h	3931	0644	edit dl rm
kbuild.h	380	0644	edit dl rm
kconfig.h	2481	0644	edit dl rm
kcore.h	891	0644	edit dl rm
kcov.h	2463	0644	edit dl rm
kcsan-checks.h	8859	0644	edit dl rm
kcsan.h	1948	0644	edit dl rm
kdb.h	7478	0644	edit dl rm
kdebug.h	487	0644	edit dl rm
kdev_t.h	1744	0644	edit dl rm
kernel-page-flags.h	505	0644	edit dl rm
kernel.h	20759	0644	edit dl rm
kernelcapi.h	4552	0644	edit dl rm
kernel_stat.h	3031	0644	edit dl rm
kernfs.h	19336	0644	edit dl rm
kern_levels.h	1611	0644	edit dl rm
kexec.h	10896	0644	edit dl rm
key-type.h	6583	0644	edit dl rm
key.h	13149	0644	edit dl rm
keyboard.h	665	0644	edit dl rm
kfifo.h	25431	0644	edit dl rm
kgdb.h	11569	0644	edit dl rm
khugepaged.h	2832	0644	edit dl rm
klist.h	1926	0644	edit dl rm
kmemleak.h	3954	0644	edit dl rm
kmod.h	1752	0644	edit dl rm
kmsg_dump.h	2627	0644	edit dl rm
kobject.h	7727	0644	edit dl rm
kobject_ns.h	1934	0644	edit dl rm
kobj_map.h	545	0644	edit dl rm
kprobes.h	13222	0644	edit dl rm
kref.h	3361	0644	edit dl rm
ks0108.h	960	0644	edit dl rm
ks8842.h	1223	0644	edit dl rm
ks8851_mll.h	1063	0644	edit dl rm
ksm.h	2753	0644	edit dl rm
kstrtox.h	6751	0644	edit dl rm
kthread.h	7924	0644	edit dl rm
ktime.h	6607	0644	edit dl rm
kvm_dirty_ring.h	2633	0644	edit dl rm
kvm_host.h	65583	0644	edit dl rm
kvm_irqfd.h	2458	0644	edit dl rm
kvm_para.h	402	0644	edit dl rm
kvm_types.h	3264	0644	edit dl rm
l2tp.h	261	0644	edit dl rm
lapb.h	1752	0644	edit dl rm
latencytop.h	1207	0644	edit dl rm
lcd.h	3867	0644	edit dl rm
lcm.h	275	0644	edit dl rm
led-class-flash.h	5619	0644	edit dl rm
led-lm3530.h	3793	0644	edit dl rm
leds-bd2802.h	642	0644	edit dl rm
leds-lp3944.h	1099	0644	edit dl rm
leds-lp3952.h	2559	0644	edit dl rm
leds-pca9532.h	1031	0644	edit dl rm
leds-regulator.h	1317	0644	edit dl rm
leds-tca6507.h	1042	0644	edit dl rm
leds.h	15623	0644	edit dl rm
leds_pwm.h	407	0644	edit dl rm
libata.h	68540	0644	edit dl rm
libfdt.h	202	0644	edit dl rm
libfdt_env.h	491	0644	edit dl rm
libgcc.h	1099	0644	edit dl rm
libnvdimm.h	9873	0644	edit dl rm
libps2.h	2077	0644	edit dl rm
license.h	374	0644	edit dl rm
lightnvm.h	11980	0644	edit dl rm
limits.h	715	0644	edit dl rm
linear_range.h	1645	0644	edit dl rm
linkage.h	9331	0644	edit dl rm
linkmode.h	2559	0644	edit dl rm
linux_logo.h	1956	0644	edit dl rm
lis3lv02d.h	5125	0644	edit dl rm
list.h	32105	0644	edit dl rm
list_bl.h	4905	0644	edit dl rm
list_lru.h	8193	0644	edit dl rm
list_nulls.h	4322	0644	edit dl rm
list_sort.h	307	0644	edit dl rm
livepatch.h	9109	0644	edit dl rm
llc.h	749	0644	edit dl rm
llist.h	9368	0644	edit dl rm
local_lock.h	1362	0644	edit dl rm
local_lock_internal.h	3499	0644	edit dl rm
lockdep.h	21585	0644	edit dl rm
lockdep_types.h	5308	0644	edit dl rm
lockref.h	1440	0644	edit dl rm
log2.h	6542	0644	edit dl rm
logic_pio.h	3257	0644	edit dl rm
lp.h	2827	0644	edit dl rm
lru_cache.h	12722	0644	edit dl rm
lsm_audit.h	2785	0644	edit dl rm
lsm_hooks.h	70795	0644	edit dl rm
lsm_hook_defs.h	20167	0644	edit dl rm
lz4.h	27072	0644	edit dl rm
lzo.h	1404	0644	edit dl rm
mailbox_client.h	1837	0644	edit dl rm
mailbox_controller.h	5502	0644	edit dl rm
maple.h	2775	0644	edit dl rm
marvell_phy.h	1691	0644	edit dl rm
math.h	5185	0644	edit dl rm
math64.h	7662	0644	edit dl rm
max17040_battery.h	474	0644	edit dl rm
mbcache.h	2208	0644	edit dl rm
mbus.h	3168	0644	edit dl rm
mc6821.h	1209	0644	edit dl rm
mc146818rtc.h	4567	0644	edit dl rm
mcb.h	3975	0644	edit dl rm
mdev.h	5859	0644	edit dl rm
mdio-bitbang.h	1149	0644	edit dl rm
mdio-gpio.h	177	0644	edit dl rm
mdio-mux.h	1021	0644	edit dl rm
mdio.h	13730	0644	edit dl rm
mei_aux.h	929	0644	edit dl rm
mei_cl_bus.h	4196	0644	edit dl rm
memblock.h	21009	0644	edit dl rm
memcontrol.h	46243	0644	edit dl rm
memfd.h	365	0644	edit dl rm
memory.h	4080	0644	edit dl rm
memory_hotplug.h	10981	0644	edit dl rm
mempolicy.h	8084	0644	edit dl rm
mempool.h	3430	0644	edit dl rm
memregion.h	417	0644	edit dl rm
memremap.h	7818	0644	edit dl rm
memstick.h	9982	0644	edit dl rm
mem_encrypt.h	926	0644	edit dl rm
mhi.h	26908	0644	edit dl rm
mhi_ep.h	9866	0644	edit dl rm
micrel_phy.h	1522	0644	edit dl rm
microchipphy.h	3310	0644	edit dl rm
mic_bus.h	3272	0644	edit dl rm
migrate.h	6278	0644	edit dl rm
migrate_mode.h	758	0644	edit dl rm
mii.h	16283	0644	edit dl rm
mii_timestamper.h	3653	0644	edit dl rm
minmax.h	6373	0644	edit dl rm
min_heap.h	3377	0644	edit dl rm
miscdevice.h	2864	0644	edit dl rm
misc_cgroup.h	3007	0644	edit dl rm
mISDNdsp.h	1217	0644	edit dl rm
mISDNhw.h	5921	0644	edit dl rm
mISDNif.h	15276	0644	edit dl rm
mm-arch-hooks.h	679	0644	edit dl rm
mm.h	101557	0644	edit dl rm
mman.h	3357	0644	edit dl rm
mmap_lock.h	2086	0644	edit dl rm
mmdebug.h	2379	0644	edit dl rm
mmiotrace.h	3122	0644	edit dl rm
mmu_context.h	465	0644	edit dl rm
mmu_notifier.h	28462	0644	edit dl rm
mmzone.h	51615	0644	edit dl rm
mm_inline.h	3059	0644	edit dl rm
mm_types.h	26844	0644	edit dl rm
mm_types_task.h	2457	0644	edit dl rm
mnt_namespace.h	547	0644	edit dl rm
module.h	23659	0644	edit dl rm
moduleloader.h	3170	0644	edit dl rm
moduleparam.h	20275	0644	edit dl rm
module_signature.h	1250	0644	edit dl rm
mod_devicetable.h	22513	0644	edit dl rm
mount.h	3708	0644	edit dl rm
mpage.h	737	0644	edit dl rm
mpi.h	3381	0644	edit dl rm
mpls.h	394	0644	edit dl rm
mpls_iptunnel.h	178	0644	edit dl rm
mroute.h	1998	0644	edit dl rm
mroute6.h	2449	0644	edit dl rm
mroute_base.h	12433	0644	edit dl rm
msdos_fs.h	273	0644	edit dl rm
msdos_partition.h	1655	0644	edit dl rm
msg.h	395	0644	edit dl rm
msi.h	15665	0644	edit dl rm
mutex.h	7837	0644	edit dl rm
mv643xx.h	53657	0644	edit dl rm
mv643xx_eth.h	2001	0644	edit dl rm
mv643xx_i2c.h	545	0644	edit dl rm
mvebu-pmsu.h	520	0644	edit dl rm
mxm-wmi.h	1078	0644	edit dl rm
namei.h	3946	0644	edit dl rm
nd.h	7601	0644	edit dl rm
net.h	12405	0644	edit dl rm
netdevice.h	169526	0644	edit dl rm
netdev_features.h	10519	0644	edit dl rm
netfilter.h	12677	0644	edit dl rm
netfilter_bridge.h	1977	0644	edit dl rm
netfilter_defs.h	486	0644	edit dl rm
netfilter_ingress.h	1472	0644	edit dl rm
netfilter_ipv4.h	1077	0644	edit dl rm
netfilter_ipv6.h	3698	0644	edit dl rm
netlink.h	9170	0644	edit dl rm
netpoll.h	2601	0644	edit dl rm
nfs.h	1145	0644	edit dl rm
nfs3.h	260	0644	edit dl rm
nfs4.h	19527	0644	edit dl rm
nfsacl.h	1435	0644	edit dl rm
nfs_fs.h	18578	0644	edit dl rm
nfs_fs_i.h	308	0644	edit dl rm
nfs_fs_sb.h	10537	0644	edit dl rm
nfs_iostat.h	4285	0644	edit dl rm
nfs_page.h	6991	0644	edit dl rm
nfs_xdr.h	42502	0644	edit dl rm
nitro_enclaves.h	267	0644	edit dl rm
nl802154.h	4336	0644	edit dl rm
nls.h	3162	0644	edit dl rm
nmi.h	6758	0644	edit dl rm
node.h	4399	0644	edit dl rm
nodemask.h	17440	0644	edit dl rm
nospec.h	2187	0644	edit dl rm
notifier.h	8418	0644	edit dl rm
nsc_gpio.h	1459	0644	edit dl rm
nsproxy.h	2676	0644	edit dl rm
ns_common.h	301	0644	edit dl rm
ntb.h	53691	0644	edit dl rm
ntb_transport.h	3892	0644	edit dl rm
nubus.h	5674	0644	edit dl rm
numa.h	1004	0644	edit dl rm
nvme-fc-driver.h	47216	0644	edit dl rm
nvme-fc.h	9955	0644	edit dl rm
nvme-rdma.h	2535	0644	edit dl rm
nvme-tcp.h	4538	0644	edit dl rm
nvme.h	39128	0644	edit dl rm
nvmem-consumer.h	4454	0644	edit dl rm
nvmem-provider.h	3267	0644	edit dl rm
nvram.h	495	0644	edit dl rm
n_r3964.h	4155	0644	edit dl rm
objagg.h	1983	0644	edit dl rm
objtool.h	1155	0644	edit dl rm
of.h	43307	0644	edit dl rm
of_address.h	4603	0644	edit dl rm
of_clk.h	753	0644	edit dl rm
of_device.h	3227	0644	edit dl rm
of_dma.h	2353	0644	edit dl rm
of_fdt.h	4188	0644	edit dl rm
of_gpio.h	4053	0644	edit dl rm
of_graph.h	3636	0644	edit dl rm
of_iommu.h	505	0644	edit dl rm
of_irq.h	3691	0644	edit dl rm
of_mdio.h	3213	0644	edit dl rm
of_net.h	887	0644	edit dl rm
of_pci.h	915	0644	edit dl rm
of_pdt.h	1222	0644	edit dl rm
of_platform.h	3974	0644	edit dl rm
of_reserved_mem.h	2403	0644	edit dl rm
oid_registry.h	3966	0644	edit dl rm
olpc-ec.h	1104	0644	edit dl rm
omap-dma.h	10754	0644	edit dl rm
omap-dmaengine.h	583	0644	edit dl rm
omap-gpmc.h	3011	0644	edit dl rm
omap-iommu.h	685	0644	edit dl rm
omap-mailbox.h	777	0644	edit dl rm
omapfb.h	1246	0644	edit dl rm
once.h	1880	0644	edit dl rm
oom.h	3341	0644	edit dl rm
openvswitch.h	1019	0644	edit dl rm
oprofile.h	6246	0644	edit dl rm
osq_lock.h	1066	0644	edit dl rm
overflow.h	12269	0644	edit dl rm
padata.h	7431	0644	edit dl rm
page-flags-layout.h	3501	0644	edit dl rm
page-flags.h	28156	0644	edit dl rm
page-isolation.h	2124	0644	edit dl rm
pageblock-flags.h	3357	0644	edit dl rm
pagemap.h	24649	0644	edit dl rm
pagevec.h	2383	0644	edit dl rm
pagewalk.h	4167	0644	edit dl rm
page_counter.h	3447	0644	edit dl rm
page_ext.h	1722	0644	edit dl rm
page_idle.h	2683	0644	edit dl rm
page_owner.h	2361	0644	edit dl rm
page_ref.h	5361	0644	edit dl rm
page_reporting.h	834	0644	edit dl rm
parman.h	2934	0644	edit dl rm
parport.h	18273	0644	edit dl rm
parport_pc.h	6713	0644	edit dl rm
parser.h	1141	0644	edit dl rm
pata_arasan_cf_data.h	1250	0644	edit dl rm
patchkey.h	757	0644	edit dl rm
path.h	572	0644	edit dl rm
pch_dma.h	999	0644	edit dl rm
pci-acpi.h	4280	0644	edit dl rm
pci-ats.h	1802	0644	edit dl rm
pci-dma-compat.h	3750	0644	edit dl rm
pci-ecam.h	3358	0644	edit dl rm
pci-ep-cfs.h	957	0644	edit dl rm
pci-epc.h	7336	0644	edit dl rm
pci-epf.h	4868	0644	edit dl rm
pci-p2pdma.h	4049	0644	edit dl rm
pci.h	91798	0644	edit dl rm
pci_hotplug.h	4752	0644	edit dl rm
pci_ids.h	128248	0644	edit dl rm
pda_power.h	1151	0644	edit dl rm
pe.h	16204	0644	edit dl rm
percpu-defs.h	18609	0644	edit dl rm
percpu-refcount.h	11169	0644	edit dl rm
percpu-rwsem.h	4573	0644	edit dl rm
percpu.h	4849	0644	edit dl rm
percpu_counter.h	4372	0644	edit dl rm
perf_event.h	50787	0644	edit dl rm
perf_regs.h	1076	0644	edit dl rm
personality.h	393	0644	edit dl rm
pfn.h	666	0644	edit dl rm
pfn_t.h	3310	0644	edit dl rm
phonet.h	1146	0644	edit dl rm
phy.h	56386	0644	edit dl rm
phylink.h	23707	0644	edit dl rm
phy_fixed.h	1814	0644	edit dl rm
phy_led_triggers.h	1491	0644	edit dl rm
pid.h	6059	0644	edit dl rm
pid_namespace.h	2386	0644	edit dl rm
pim.h	2737	0644	edit dl rm
pipe_fs_i.h	6471	0644	edit dl rm
pkeys.h	961	0644	edit dl rm
pktcdvd.h	6011	0644	edit dl rm
pl320-ipc.h	758	0644	edit dl rm
platform_device.h	14160	0644	edit dl rm
platform_profile.h	1155	0644	edit dl rm
pldmfw.h	4879	0644	edit dl rm
plist.h	8894	0644	edit dl rm
pm-trace.h	940	0644	edit dl rm
pm.h	37480	0644	edit dl rm
pm2301_charger.h	1723	0644	edit dl rm
pmbus.h	1621	0644	edit dl rm
pmu.h	2392	0644	edit dl rm
pm_clock.h	2638	0644	edit dl rm
pm_domain.h	13293	0644	edit dl rm
pm_opp.h	11536	0644	edit dl rm
pm_qos.h	10662	0644	edit dl rm
pm_runtime.h	10329	0644	edit dl rm
pm_wakeirq.h	1518	0644	edit dl rm
pm_wakeup.h	7354	0644	edit dl rm
pnfs_osd_xdr.h	9490	0644	edit dl rm
pnp.h	15765	0644	edit dl rm
poison.h	2651	0644	edit dl rm
poll.h	4109	0644	edit dl rm
posix-clock.h	4660	0644	edit dl rm
posix-timers.h	6460	0644	edit dl rm
posix_acl.h	3167	0644	edit dl rm
posix_acl_xattr.h	1621	0644	edit dl rm
powercap.h	12889	0644	edit dl rm
power_supply.h	15025	0644	edit dl rm
ppp-comp.h	3172	0644	edit dl rm
ppp_channel.h	3146	0644	edit dl rm
ppp_defs.h	812	0644	edit dl rm
pps-gpio.h	1033	0644	edit dl rm
pps_kernel.h	3620	0644	edit dl rm
pr.h	566	0644	edit dl rm
prandom.h	3886	0644	edit dl rm
preempt.h	12232	0644	edit dl rm
prefetch.h	1740	0644	edit dl rm
prime_numbers.h	1384	0644	edit dl rm
printk.h	16908	0644	edit dl rm
prmt.h	143	0644	edit dl rm
processor.h	1889	0644	edit dl rm
proc_fs.h	6138	0644	edit dl rm
proc_ns.h	2897	0644	edit dl rm
profile.h	2743	0644	edit dl rm
projid.h	2269	0644	edit dl rm
property.h	17410	0644	edit dl rm
psci.h	1951	0644	edit dl rm
pseudo_fs.h	355	0644	edit dl rm
psi.h	1706	0644	edit dl rm
psi_types.h	3994	0644	edit dl rm
psp-platform-access.h	1722	0644	edit dl rm
psp-sev.h	18921	0644	edit dl rm
psp-tee.h	2316	0644	edit dl rm
psp.h	697	0644	edit dl rm
pstore.h	7764	0644	edit dl rm
pstore_ram.h	2980	0644	edit dl rm
pti.h	198	0644	edit dl rm
ptp_classify.h	5007	0644	edit dl rm
ptp_clock_kernel.h	12431	0644	edit dl rm
ptrace.h	15210	0644	edit dl rm
ptr_ring.h	16890	0644	edit dl rm
purgatory.h	589	0644	edit dl rm
pvclock_gtod.h	548	0644	edit dl rm
pwm.h	17341	0644	edit dl rm
pwm_backlight.h	802	0644	edit dl rm
pxa2xx_ssp.h	10470	0644	edit dl rm
pxa168_eth.h	728	0644	edit dl rm
qcom-geni-se.h	12471	0644	edit dl rm
qcom_scm.h	4381	0644	edit dl rm
qnx6_fs.h	3349	0644	edit dl rm
quicklist.h	2186	0644	edit dl rm
quota.h	19231	0644	edit dl rm
quotaops.h	10553	0644	edit dl rm
radix-tree.h	17978	0644	edit dl rm
raid_class.h	2149	0644	edit dl rm
ramfs.h	695	0644	edit dl rm
random.h	3855	0644	edit dl rm
range.h	775	0644	edit dl rm
ras.h	1211	0644	edit dl rm
ratelimit.h	1761	0644	edit dl rm
ratelimit_types.h	1170	0644	edit dl rm
rational.h	639	0644	edit dl rm
rbtree.h	9789	0644	edit dl rm
rbtree_augmented.h	10485	0644	edit dl rm
rbtree_latch.h	6815	0644	edit dl rm
rbtree_types.h	946	0644	edit dl rm
rculist.h	28444	0644	edit dl rm
rculist_bl.h	3374	0644	edit dl rm
rculist_nulls.h	5513	0644	edit dl rm
rcupdate.h	38548	0644	edit dl rm
rcupdate_trace.h	2882	0644	edit dl rm
rcupdate_wait.h	1769	0644	edit dl rm
rcutiny.h	4232	0644	edit dl rm
rcutree.h	3077	0644	edit dl rm
rcuwait.h	1900	0644	edit dl rm
rcu_node_tree.h	4468	0644	edit dl rm
rcu_segcblist.h	11292	0644	edit dl rm
rcu_sync.h	2312	0644	edit dl rm
reboot-mode.h	600	0644	edit dl rm
reboot.h	2098	0644	edit dl rm
reciprocal_div.h	3356	0644	edit dl rm
refcount.h	2799	0644	edit dl rm
regmap.h	54447	0644	edit dl rm
regset.h	15527	0644	edit dl rm
relay.h	8908	0644	edit dl rm
remoteproc.h	20078	0644	edit dl rm
resctrl.h	8891	0644	edit dl rm
reservation.h	9226	0644	edit dl rm
reset-controller.h	3067	0644	edit dl rm
reset.h	13739	0644	edit dl rm
resource.h	339	0644	edit dl rm
resource_ext.h	2542	0644	edit dl rm
restart_block.h	1114	0644	edit dl rm
rfkill.h	11040	0644	edit dl rm
rhashtable-types.h	3742	0644	edit dl rm
rhashtable.h	35278	0644	edit dl rm
rh_flags.h	905	0644	edit dl rm
rh_kabi.h	22633	0644	edit dl rm
rh_kabi_attributes.h	501	0644	edit dl rm
rh_kabi_aux.h	917	0644	edit dl rm
rh_kabi_memcg.h	3760	0644	edit dl rm
rh_tasklist_lock.h	959	0644	edit dl rm
rh_waived.h	441	0644	edit dl rm
ring_buffer.h	7371	0644	edit dl rm
rio.h	19687	0644	edit dl rm
rio_drv.h	15061	0644	edit dl rm
rio_ids.h	1317	0644	edit dl rm
rio_regs.h	19737	0644	edit dl rm
rmap.h	11037	0644	edit dl rm
rmi.h	12479	0644	edit dl rm
rndis.h	17269	0644	edit dl rm
rodata_test.h	559	0644	edit dl rm
root_dev.h	619	0644	edit dl rm
rpmsg.h	7117	0644	edit dl rm
rslib.h	3754	0644	edit dl rm
rtc.h	9427	0644	edit dl rm
rtmutex.h	3147	0644	edit dl rm
rtnetlink.h	4604	0644	edit dl rm
rtsx_common.h	1475	0644	edit dl rm
rtsx_pci.h	41135	0644	edit dl rm
rtsx_usb.h	16334	0644	edit dl rm
rwbase_rt.h	876	0644	edit dl rm
rwlock.h	4054	0644	edit dl rm
rwlock_api_smp.h	7736	0644	edit dl rm
rwlock_rt.h	3053	0644	edit dl rm
rwlock_types.h	1814	0644	edit dl rm
rwsem.h	7405	0644	edit dl rm
s3c_adc_battery.h	971	0644	edit dl rm
sa11x0-dma.h	572	0644	edit dl rm
sbitmap.h	20203	0644	edit dl rm
scatterlist.h	18003	0644	edit dl rm
scc.h	2905	0644	edit dl rm
sched.h	64487	0644	edit dl rm
sched_clock.h	1617	0644	edit dl rm
scif.h	60280	0644	edit dl rm
scmi_protocol.h	9284	0644	edit dl rm
scpi_protocol.h	2642	0644	edit dl rm
screen_info.h	191	0644	edit dl rm
scs.h	1828	0644	edit dl rm
sctp.h	24124	0644	edit dl rm
scx200.h	1863	0644	edit dl rm
scx200_gpio.h	2438	0644	edit dl rm
sdb.h	4270	0644	edit dl rm
sdla.h	7066	0644	edit dl rm
seccomp.h	2972	0644	edit dl rm
securebits.h	239	0644	edit dl rm
security.h	51532	0644	edit dl rm
sed-opal.h	1985	0644	edit dl rm
seg6.h	121	0644	edit dl rm
seg6_genl.h	136	0644	edit dl rm
seg6_hmac.h	136	0644	edit dl rm
seg6_iptunnel.h	148	0644	edit dl rm
seg6_local.h	100	0644	edit dl rm
selection.h	1595	0644	edit dl rm
sem.h	599	0644	edit dl rm
semaphore.h	1400	0644	edit dl rm
seqlock.h	39244	0644	edit dl rm
seqno-fence.h	4050	0644	edit dl rm
seq_buf.h	3405	0644	edit dl rm
seq_file.h	8291	0644	edit dl rm
seq_file_net.h	730	0644	edit dl rm
serdev.h	10101	0644	edit dl rm
serial.h	630	0644	edit dl rm
serial_8250.h	6581	0644	edit dl rm
serial_bcm63xx.h	4843	0644	edit dl rm
serial_core.h	18058	0644	edit dl rm
serial_max3100.h	1423	0644	edit dl rm
serial_pnx8xxx.h	2670	0644	edit dl rm
serial_s3c.h	8784	0644	edit dl rm
serial_sci.h	1611	0644	edit dl rm
serio.h	4528	0644	edit dl rm
set_memory.h	1497	0644	edit dl rm
sfi.h	5890	0644	edit dl rm
sfi_acpi.h	3472	0644	edit dl rm
sfp.h	16216	0644	edit dl rm
shdma-base.h	4520	0644	edit dl rm
shm.h	968	0644	edit dl rm
shmem_fs.h	5779	0644	edit dl rm
shrinker.h	3365	0644	edit dl rm
sh_clk.h	6098	0644	edit dl rm
sh_dma.h	3696	0644	edit dl rm
sh_eth.h	369	0644	edit dl rm
sh_intc.h	3506	0644	edit dl rm
sh_timer.h	172	0644	edit dl rm
signal.h	13513	0644	edit dl rm
signalfd.h	817	0644	edit dl rm
signal_types.h	1241	0644	edit dl rm
siox.h	2075	0644	edit dl rm
siphash.h	4738	0644	edit dl rm
sirfsoc_dma.h	162	0644	edit dl rm
sizes.h	1451	0644	edit dl rm
skbuff.h	138822	0644	edit dl rm
skb_array.h	5512	0644	edit dl rm
skmsg.h	13557	0644	edit dl rm
slab.h	25099	0644	edit dl rm
slab_def.h	3009	0644	edit dl rm
slimbus.h	5410	0644	edit dl rm
slub_def.h	6588	0644	edit dl rm
sm501-regs.h	12046	0644	edit dl rm
sm501.h	4743	0644	edit dl rm
smc91x.h	1604	0644	edit dl rm
smc911x.h	294	0644	edit dl rm
smp.h	7085	0644	edit dl rm
smpboot.h	2215	0644	edit dl rm
smp_types.h	1340	0644	edit dl rm
smsc911x.h	2340	0644	edit dl rm
smscphy.h	1283	0644	edit dl rm
socket.h	14427	0644	edit dl rm
sockptr.h	2279	0644	edit dl rm
sock_diag.h	2370	0644	edit dl rm
sonet.h	469	0644	edit dl rm
sony-laptop.h	1441	0644	edit dl rm
sonypi.h	2410	0644	edit dl rm
sort.h	247	0644	edit dl rm
sound.h	685	0644	edit dl rm
soundcard.h	1631	0644	edit dl rm
spinlock.h	15933	0644	edit dl rm
spinlock_api_smp.h	5346	0644	edit dl rm
spinlock_api_up.h	3394	0644	edit dl rm
spinlock_rt.h	4209	0644	edit dl rm
spinlock_types.h	1826	0644	edit dl rm
spinlock_types_raw.h	1726	0644	edit dl rm
spinlock_types_up.h	726	0644	edit dl rm
spinlock_up.h	2126	0644	edit dl rm
splice.h	2981	0644	edit dl rm
spmi.h	6094	0644	edit dl rm
sram.h	844	0644	edit dl rm
srcu.h	7858	0644	edit dl rm
srcutiny.h	3411	0644	edit dl rm
srcutree.h	5437	0644	edit dl rm
ssbi.h	1140	0644	edit dl rm
stackdepot.h	1309	0644	edit dl rm
stackprotector.h	361	0644	edit dl rm
stacktrace.h	4301	0644	edit dl rm
start_kernel.h	334	0644	edit dl rm
stat.h	1212	0644	edit dl rm
statfs.h	1346	0644	edit dl rm
static_call.h	7034	0644	edit dl rm
static_call_types.h	535	0644	edit dl rm
static_key.h	30	0644	edit dl rm
stddef.h	3275	0644	edit dl rm
stm.h	4453	0644	edit dl rm
stmmac.h	7607	0644	edit dl rm
stmp3xxx_rtc_wdt.h	332	0644	edit dl rm
stmp_device.h	619	0644	edit dl rm
stop_machine.h	4842	0644	edit dl rm
string.h	9909	0644	edit dl rm
stringhash.h	2715	0644	edit dl rm
stringify.h	341	0644	edit dl rm
string_helpers.h	3082	0644	edit dl rm
sudmac.h	1269	0644	edit dl rm
sungem_phy.h	4031	0644	edit dl rm
sunserialcore.h	1102	0644	edit dl rm
sunxi-rsb.h	2955	0644	edit dl rm
superhyway.h	2878	0644	edit dl rm
suspend.h	21483	0644	edit dl rm
svga.h	3837	0644	edit dl rm
sw842.h	328	0644	edit dl rm
swab.h	569	0644	edit dl rm
swait.h	10284	0644	edit dl rm
swap.h	23109	0644	edit dl rm
swapfile.h	556	0644	edit dl rm
swapops.h	8895	0644	edit dl rm
swap_cgroup.h	971	0644	edit dl rm
swap_slots.h	841	0644	edit dl rm
swiotlb.h	5472	0644	edit dl rm
switchtec.h	11530	0644	edit dl rm
sxgbe_platform.h	1371	0644	edit dl rm
synclink.h	989	0644	edit dl rm
sync_core.h	581	0644	edit dl rm
sync_file.h	1606	0644	edit dl rm
sys.h	960	0644	edit dl rm
syscalls.h	51913	0644	edit dl rm
syscore_ops.h	635	0644	edit dl rm
sysctl.h	7770	0644	edit dl rm
sysfs.h	18090	0644	edit dl rm
syslog.h	1931	0644	edit dl rm
sysrq.h	1896	0644	edit dl rm
sysv_fs.h	9250	0644	edit dl rm
sys_soc.h	1263	0644	edit dl rm
t10-pi.h	1538	0644	edit dl rm
taskstats_kern.h	957	0644	edit dl rm
task_io_accounting.h	1159	0644	edit dl rm
task_io_accounting_ops.h	2610	0644	edit dl rm
task_work.h	718	0644	edit dl rm
tboot.h	4089	0644	edit dl rm
tc.h	3489	0644	edit dl rm
tca6416_keypad.h	847	0644	edit dl rm
tcp.h	18092	0644	edit dl rm
tee_drv.h	16685	0644	edit dl rm
textsearch.h	4842	0644	edit dl rm
textsearch_fsm.h	1214	0644	edit dl rm
tfrc.h	1933	0644	edit dl rm
thermal.h	19928	0644	edit dl rm
thinkpad_acpi.h	320	0644	edit dl rm
threads.h	1309	0644	edit dl rm
thread_info.h	4869	0644	edit dl rm
thunderbolt.h	21435	0644	edit dl rm
ti-emif-sram.h	5150	0644	edit dl rm
tick.h	9612	0644	edit dl rm
tifm.h	4920	0644	edit dl rm
timb_dma.h	1784	0644	edit dl rm
timb_gpio.h	1308	0644	edit dl rm
time.h	3916	0644	edit dl rm
time32.h	6068	0644	edit dl rm
time64.h	4055	0644	edit dl rm
timecounter.h	4693	0644	edit dl rm
timekeeper_internal.h	5455	0644	edit dl rm
timekeeping.h	7381	0644	edit dl rm
timekeeping32.h	2055	0644	edit dl rm
timer.h	7092	0644	edit dl rm
timerfd.h	508	0644	edit dl rm
timeriomem-rng.h	475	0644	edit dl rm
timerqueue.h	1498	0644	edit dl rm
timex.h	6466	0644	edit dl rm
time_namespace.h	3217	0644	edit dl rm
ti_wilink_st.h	14404	0644	edit dl rm
tnum.h	3467	0644	edit dl rm
topology.h	6284	0644	edit dl rm
torture.h	4953	0644	edit dl rm
toshiba.h	904	0644	edit dl rm
tpm.h	11345	0644	edit dl rm
tpm_command.h	847	0644	edit dl rm
tpm_eventlog.h	6686	0644	edit dl rm
trace.h	1311	0644	edit dl rm
tracefs.h	1221	0644	edit dl rm
tracehook.h	7233	0644	edit dl rm
tracepoint-defs.h	905	0644	edit dl rm
tracepoint.h	18003	0644	edit dl rm
trace_clock.h	667	0644	edit dl rm
trace_events.h	21035	0644	edit dl rm
trace_seq.h	4185	0644	edit dl rm
transport_class.h	2570	0644	edit dl rm
ts-nbus.h	532	0644	edit dl rm
tsacct_kern.h	1230	0644	edit dl rm
tty.h	28822	0644	edit dl rm
tty_driver.h	16017	0644	edit dl rm
tty_flip.h	1545	0644	edit dl rm
tty_ldisc.h	7937	0644	edit dl rm
typecheck.h	782	0644	edit dl rm
types.h	5660	0644	edit dl rm
u64_stats_sync.h	5957	0644	edit dl rm
uaccess.h	13715	0644	edit dl rm
ucb1400.h	4367	0644	edit dl rm
ucs2_string.h	662	0644	edit dl rm
udp.h	5552	0644	edit dl rm
uidgid.h	4171	0644	edit dl rm
uio.h	9756	0644	edit dl rm
uio_driver.h	4191	0644	edit dl rm
umh.h	1837	0644	edit dl rm
units.h	2685	0644	edit dl rm
uprobes.h	6783	0644	edit dl rm
usb.h	81721	0644	edit dl rm
usbdevice_fs.h	2234	0644	edit dl rm
usb_usual.h	3671	0644	edit dl rm
user-return-notifier.h	1205	0644	edit dl rm
user.h	22	0644	edit dl rm
userfaultfd_k.h	4651	0644	edit dl rm
usermode_driver.h	515	0644	edit dl rm
user_namespace.h	5084	0644	edit dl rm
util_macros.h	1197	0644	edit dl rm
uts.h	388	0644	edit dl rm
utsname.h	1828	0644	edit dl rm
uuid.h	2833	0644	edit dl rm
uwb.h	25827	0644	edit dl rm
vbox_utils.h	1675	0644	edit dl rm
vdpa.h	15756	0644	edit dl rm
verification.h	1996	0644	edit dl rm
vermagic.h	1159	0644	edit dl rm
vexpress.h	1477	0644	edit dl rm
vfio.h	7332	0644	edit dl rm
vfs.h	116	0644	edit dl rm
vgaarb.h	3972	0644	edit dl rm
vga_switcheroo.h	8828	0644	edit dl rm
vhost_iotlb.h	1369	0644	edit dl rm
via-core.h	7442	0644	edit dl rm
via-gpio.h	334	0644	edit dl rm
via.h	932	0644	edit dl rm
via_i2c.h	1516	0644	edit dl rm
videodev2.h	2769	0644	edit dl rm
virtio.h	6915	0644	edit dl rm
virtio_byteorder.h	1491	0644	edit dl rm
virtio_caif.h	492	0644	edit dl rm
virtio_config.h	15517	0644	edit dl rm
virtio_console.h	1974	0644	edit dl rm
virtio_dma_buf.h	1147	0644	edit dl rm
virtio_net.h	4964	0644	edit dl rm
virtio_pci_modern.h	3379	0644	edit dl rm
virtio_ring.h	3035	0644	edit dl rm
virtio_vsock.h	4603	0644	edit dl rm
visorbus.h	12525	0644	edit dl rm
vlynq.h	3969	0644	edit dl rm
vmacache.h	722	0644	edit dl rm
vmalloc.h	8367	0644	edit dl rm
vme.h	5794	0644	edit dl rm
vmpressure.h	1736	0644	edit dl rm
vmstat.h	14739	0644	edit dl rm
vmw_vmci_api.h	2954	0644	edit dl rm
vmw_vmci_defs.h	30928	0644	edit dl rm
vm_event_item.h	3385	0644	edit dl rm
vringh.h	9486	0644	edit dl rm
vt.h	611	0644	edit dl rm
vtime.h	4174	0644	edit dl rm
vt_buffer.h	1524	0644	edit dl rm
vt_kern.h	6179	0644	edit dl rm
w1-gpio.h	639	0644	edit dl rm
w1.h	9345	0644	edit dl rm
wait.h	43292	0644	edit dl rm
wait_bit.h	11500	0644	edit dl rm
wanrouter.h	210	0644	edit dl rm
watchdog.h	8002	0644	edit dl rm
win_minmax.h	832	0644	edit dl rm
wireless.h	1607	0644	edit dl rm
wkup_m3_ipc.h	1565	0644	edit dl rm
wl12xx.h	1422	0644	edit dl rm
wm97xx.h	10860	0644	edit dl rm
wmi.h	1989	0644	edit dl rm
workqueue.h	21856	0644	edit dl rm
writeback.h	13374	0644	edit dl rm
ww_mutex.h	13037	0644	edit dl rm
xarray.h	59101	0644	edit dl rm
xattr.h	3572	0644	edit dl rm
xxhash.h	7829	0644	edit dl rm
xz.h	11431	0644	edit dl rm
yam.h	2888	0644	edit dl rm
z2_battery.h	318	0644	edit dl rm
zbud.h	740	0644	edit dl rm
zconf.h	1770	0644	edit dl rm
zlib.h	28784	0644	edit dl rm
zorro.h	4030	0644	edit dl rm
zpool.h	3102	0644	edit dl rm
zsmalloc.h	1730	0644	edit dl rm
zstd.h	49806	0644	edit dl rm
zutil.h	2793	0644	edit dl rm

Edit: /usr/src/kernels/4.18.0-553.121.1.el8_10.x86_64/include/linux/pci.h (91798B)

/* SPDX-License-Identifier: GPL-2.0 */
/*
 *	pci.h
 *
 *	PCI defines and function prototypes
 *	Copyright 1994, Drew Eckhardt
 *	Copyright 1997--1999 Martin Mares <mj@ucw.cz>
 *
 *	PCI Express ASPM defines and function prototypes
 *	Copyright (c) 2007 Intel Corp.
 *		Zhang Yanmin (yanmin.zhang@intel.com)
 *		Shaohua Li (shaohua.li@intel.com)
 *
 *	For more information, please consult the following manuals (look at
 *	http://www.pcisig.com/ for how to get them):
 *
 *	PCI BIOS Specification
 *	PCI Local Bus Specification
 *	PCI to PCI Bridge Specification
 *	PCI Express Specification
 *	PCI System Design Guide
 */
#ifndef LINUX_PCI_H
#define LINUX_PCI_H

#include <linux/mod_devicetable.h>

#include <linux/types.h>
#include <linux/init.h>
#include <linux/ioport.h>
#include <linux/list.h>
#include <linux/compiler.h>
#include <linux/errno.h>
#include <linux/kobject.h>
#include <linux/atomic.h>
#include <linux/device.h>
#include <linux/interrupt.h>
#include <linux/io.h>
#include <linux/resource_ext.h>
#include <uapi/linux/pci.h>

#include <linux/pci_ids.h>

#include <linux/rh_kabi.h>

/* Number of reset methods used in pci_reset_fn_methods array in pci.c */
#define PCI_NUM_RESET_METHODS 7

#define PCI_RESET_PROBE		true
#define PCI_RESET_DO_RESET	false

/*
 * The PCI interface treats multi-function devices as independent
 * devices.  The slot/function address of each device is encoded
 * in a single byte as follows:
 *
 *	7:3 = slot
 *	2:0 = function
 *
 * PCI_DEVFN(), PCI_SLOT(), and PCI_FUNC() are defined in uapi/linux/pci.h.
 * In the interest of not exposing interfaces to user-space unnecessarily,
 * the following kernel-only defines are being added here.
 */
#define PCI_DEVID(bus, devfn)	((((u16)(bus)) << 8) | (devfn))
/* return bus from PCI devid = ((u16)bus_number) << 8) | devfn */
#define PCI_BUS_NUM(x) (((x) >> 8) & 0xff)

/* pci_slot represents a physical slot */
struct pci_slot {
	struct pci_bus		*bus;		/* Bus this slot is on */
	struct list_head	list;		/* Node in list of slots */
	struct hotplug_slot	*hotplug;	/* Hotplug info (move here) */
	unsigned char		number;		/* PCI_SLOT(pci_dev->devfn) */
	struct kobject		kobj;
};

static inline const char *pci_slot_name(const struct pci_slot *slot)
{
	return kobject_name(&slot->kobj);
}

/* File state for mmap()s on /proc/bus/pci/X/Y */
enum pci_mmap_state {
	pci_mmap_io,
	pci_mmap_mem
};

/* For PCI devices, the region numbers are assigned this way: */
enum {
	/* #0-5: standard PCI resources */
	PCI_STD_RESOURCES,
	PCI_STD_RESOURCE_END = 5,

/* #6: expansion ROM resource */
	PCI_ROM_RESOURCE,

/* Device-specific resources */
#ifdef CONFIG_PCI_IOV
	PCI_IOV_RESOURCES,
	PCI_IOV_RESOURCE_END = PCI_IOV_RESOURCES + PCI_SRIOV_NUM_BARS - 1,
#endif

/* PCI-to-PCI (P2P) bridge windows */
#define PCI_BRIDGE_IO_WINDOW		(PCI_BRIDGE_RESOURCES + 0)
#define PCI_BRIDGE_MEM_WINDOW		(PCI_BRIDGE_RESOURCES + 1)
#define PCI_BRIDGE_PREF_MEM_WINDOW	(PCI_BRIDGE_RESOURCES + 2)

/* CardBus bridge windows */
#define PCI_CB_BRIDGE_IO_0_WINDOW	(PCI_BRIDGE_RESOURCES + 0)
#define PCI_CB_BRIDGE_IO_1_WINDOW	(PCI_BRIDGE_RESOURCES + 1)
#define PCI_CB_BRIDGE_MEM_0_WINDOW	(PCI_BRIDGE_RESOURCES + 2)
#define PCI_CB_BRIDGE_MEM_1_WINDOW	(PCI_BRIDGE_RESOURCES + 3)

/* Total number of bridge resources for P2P and CardBus */
#define PCI_BRIDGE_RESOURCE_NUM 4

/* Resources assigned to buses behind the bridge */
	PCI_BRIDGE_RESOURCES,
	PCI_BRIDGE_RESOURCE_END = PCI_BRIDGE_RESOURCES +
				  PCI_BRIDGE_RESOURCE_NUM - 1,

/* Total resources associated with a PCI device */
	PCI_NUM_RESOURCES,

/* Preserve this for compatibility */
	DEVICE_COUNT_RESOURCE = PCI_NUM_RESOURCES,
};

/**
 * enum pci_interrupt_pin - PCI INTx interrupt values
 * @PCI_INTERRUPT_UNKNOWN: Unknown or unassigned interrupt
 * @PCI_INTERRUPT_INTA: PCI INTA pin
 * @PCI_INTERRUPT_INTB: PCI INTB pin
 * @PCI_INTERRUPT_INTC: PCI INTC pin
 * @PCI_INTERRUPT_INTD: PCI INTD pin
 *
 * Corresponds to values for legacy PCI INTx interrupts, as can be found in the
 * PCI_INTERRUPT_PIN register.
 */
enum pci_interrupt_pin {
	PCI_INTERRUPT_UNKNOWN,
	PCI_INTERRUPT_INTA,
	PCI_INTERRUPT_INTB,
	PCI_INTERRUPT_INTC,
	PCI_INTERRUPT_INTD,
};

/* The number of legacy PCI INTx interrupts */
#define PCI_NUM_INTX	4

/*
 * Reading from a device that doesn't respond typically returns ~0.  A
 * successful read from a device may also return ~0, so you need additional
 * information to reliably identify errors.
 */
#define PCI_ERROR_RESPONSE		(~0ULL)
#define PCI_SET_ERROR_RESPONSE(val)	(*(val) = ((typeof(*(val))) PCI_ERROR_RESPONSE))
#define PCI_POSSIBLE_ERROR(val)		((val) == ((typeof(val)) PCI_ERROR_RESPONSE))

/*
 * pci_power_t values must match the bits in the Capabilities PME_Support
 * and Control/Status PowerState fields in the Power Management capability.
 */
typedef int __bitwise pci_power_t;

#define PCI_D0		((pci_power_t __force) 0)
#define PCI_D1		((pci_power_t __force) 1)
#define PCI_D2		((pci_power_t __force) 2)
#define PCI_D3hot	((pci_power_t __force) 3)
#define PCI_D3cold	((pci_power_t __force) 4)
#define PCI_UNKNOWN	((pci_power_t __force) 5)
#define PCI_POWER_ERROR	((pci_power_t __force) -1)

/* Remember to update this when the list above changes! */
extern const char *pci_power_names[];

static inline const char *pci_power_name(pci_power_t state)
{
	return pci_power_names[1 + (__force int) state];
}

/**
 * typedef pci_channel_state_t
 *
 * The pci_channel state describes connectivity between the CPU and
 * the PCI device.  If some PCI bus between here and the PCI device
 * has crashed or locked up, this info is reflected here.
 */
typedef unsigned int __bitwise pci_channel_state_t;

enum pci_channel_state {
	/* I/O channel is in normal state */
	pci_channel_io_normal = (__force pci_channel_state_t) 1,

/* I/O to channel is blocked */
	pci_channel_io_frozen = (__force pci_channel_state_t) 2,

/* PCI card is dead */
	pci_channel_io_perm_failure = (__force pci_channel_state_t) 3,
};

typedef unsigned int __bitwise pcie_reset_state_t;

enum pcie_reset_state {
	/* Reset is NOT asserted (Use to deassert reset) */
	pcie_deassert_reset = (__force pcie_reset_state_t) 1,

/* Use #PERST to reset PCIe device */
	pcie_warm_reset = (__force pcie_reset_state_t) 2,

/* Use PCIe Hot Reset to reset device */
	pcie_hot_reset = (__force pcie_reset_state_t) 3
};

typedef unsigned short __bitwise pci_dev_flags_t;
enum pci_dev_flags {
	/* INTX_DISABLE in PCI_COMMAND register disables MSI too */
	PCI_DEV_FLAGS_MSI_INTX_DISABLE_BUG = (__force pci_dev_flags_t) (1 << 0),
	/* Device configuration is irrevocably lost if disabled into D3 */
	PCI_DEV_FLAGS_NO_D3 = (__force pci_dev_flags_t) (1 << 1),
	/* Provide indication device is assigned by a Virtual Machine Manager */
	PCI_DEV_FLAGS_ASSIGNED = (__force pci_dev_flags_t) (1 << 2),
	/* Flag for quirk use to store if quirk-specific ACS is enabled */
	PCI_DEV_FLAGS_ACS_ENABLED_QUIRK = (__force pci_dev_flags_t) (1 << 3),
	/* Use a PCIe-to-PCI bridge alias even if !pci_is_pcie */
	PCI_DEV_FLAG_PCIE_BRIDGE_ALIAS = (__force pci_dev_flags_t) (1 << 5),
	/* Do not use bus resets for device */
	PCI_DEV_FLAGS_NO_BUS_RESET = (__force pci_dev_flags_t) (1 << 6),
	/* Do not use PM reset even if device advertises NoSoftRst- */
	PCI_DEV_FLAGS_NO_PM_RESET = (__force pci_dev_flags_t) (1 << 7),
	/* Get VPD from function 0 VPD */
	PCI_DEV_FLAGS_VPD_REF_F0 = (__force pci_dev_flags_t) (1 << 8),
	/* A non-root bridge where translation occurs, stop alias search here */
	PCI_DEV_FLAGS_BRIDGE_XLATE_ROOT = (__force pci_dev_flags_t) (1 << 9),
	/* Do not use FLR even if device advertises PCI_AF_CAP */
	PCI_DEV_FLAGS_NO_FLR_RESET = (__force pci_dev_flags_t) (1 << 10),
	/* Don't use Relaxed Ordering for TLPs directed at this device */
	PCI_DEV_FLAGS_NO_RELAXED_ORDERING = (__force pci_dev_flags_t) (1 << 11),
};

enum pci_irq_reroute_variant {
	INTEL_IRQ_REROUTE_VARIANT = 1,
	MAX_IRQ_REROUTE_VARIANTS = 3
};

typedef unsigned short __bitwise pci_bus_flags_t;
enum pci_bus_flags {
	PCI_BUS_FLAGS_NO_MSI	= (__force pci_bus_flags_t) 1,
	PCI_BUS_FLAGS_NO_MMRBC	= (__force pci_bus_flags_t) 2,
	PCI_BUS_FLAGS_NO_AERSID	= (__force pci_bus_flags_t) 4,
	PCI_BUS_FLAGS_NO_EXTCFG	= (__force pci_bus_flags_t) 8,
};

/* Values from Link Status register, PCIe r3.1, sec 7.8.8 */
enum pcie_link_width {
	PCIE_LNK_WIDTH_RESRV	= 0x00,
	PCIE_LNK_X1		= 0x01,
	PCIE_LNK_X2		= 0x02,
	PCIE_LNK_X4		= 0x04,
	PCIE_LNK_X8		= 0x08,
	PCIE_LNK_X12		= 0x0c,
	PCIE_LNK_X16		= 0x10,
	PCIE_LNK_X32		= 0x20,
	PCIE_LNK_WIDTH_UNKNOWN	= 0xff,
};

/* See matching string table in pci_speed_string() */
enum pci_bus_speed {
	PCI_SPEED_33MHz			= 0x00,
	PCI_SPEED_66MHz			= 0x01,
	PCI_SPEED_66MHz_PCIX		= 0x02,
	PCI_SPEED_100MHz_PCIX		= 0x03,
	PCI_SPEED_133MHz_PCIX		= 0x04,
	PCI_SPEED_66MHz_PCIX_ECC	= 0x05,
	PCI_SPEED_100MHz_PCIX_ECC	= 0x06,
	PCI_SPEED_133MHz_PCIX_ECC	= 0x07,
	PCI_SPEED_66MHz_PCIX_266	= 0x09,
	PCI_SPEED_100MHz_PCIX_266	= 0x0a,
	PCI_SPEED_133MHz_PCIX_266	= 0x0b,
	AGP_UNKNOWN			= 0x0c,
	AGP_1X				= 0x0d,
	AGP_2X				= 0x0e,
	AGP_4X				= 0x0f,
	AGP_8X				= 0x10,
	PCI_SPEED_66MHz_PCIX_533	= 0x11,
	PCI_SPEED_100MHz_PCIX_533	= 0x12,
	PCI_SPEED_133MHz_PCIX_533	= 0x13,
	PCIE_SPEED_2_5GT		= 0x14,
	PCIE_SPEED_5_0GT		= 0x15,
	PCIE_SPEED_8_0GT		= 0x16,
	PCIE_SPEED_16_0GT		= 0x17,
	PCIE_SPEED_32_0GT		= 0x18,
	PCIE_SPEED_64_0GT		= 0x19,
	PCI_SPEED_UNKNOWN		= 0xff,
};

enum pci_bus_speed pcie_get_speed_cap(struct pci_dev *dev);
enum pcie_link_width pcie_get_width_cap(struct pci_dev *dev);

struct pci_cap_saved_data {
	u16		cap_nr;
	bool		cap_extended;
	unsigned int	size;
	u32		data[];
};

struct pci_cap_saved_state {
	struct hlist_node		next;
	struct pci_cap_saved_data	cap;
};

/* RHEL: We need to hide 'pci_vpd' content from the kABI checker to avoid
 * checksum changes of affected symbols.
 */
#ifndef __GENKSYMS__
struct pci_vpd {
	struct mutex	lock;
	unsigned int	len;
	u8		cap;
};
#endif

struct irq_affinity;
struct pcie_link_state;
struct pci_sriov;
struct pci_p2pdma;
struct rcec_ea;

struct pci_dev_extended_rh {
};

/* The pci_dev structure describes PCI devices */
struct pci_dev {
	struct list_head bus_list;	/* Node in per-bus list */
	struct pci_bus	*bus;		/* Bus this device is on */
	struct pci_bus	*subordinate;	/* Bus this device bridges to */

void		*sysdata;	/* Hook for sys-specific extension */
	struct proc_dir_entry *procent;	/* Device entry in /proc/bus/pci */
	struct pci_slot	*slot;		/* Physical slot this device is in */

unsigned int	devfn;		/* Encoded device & function index */
	unsigned short	vendor;
	unsigned short	device;
	unsigned short	subsystem_vendor;
	unsigned short	subsystem_device;
	unsigned int	class;		/* 3 bytes: (base,sub,prog-if) */
	u8		revision;	/* PCI revision, low byte of class word */
	u8		hdr_type;	/* PCI header type (`multi' flag masked out) */
#ifdef CONFIG_PCIEAER
	u16		aer_cap;	/* AER capability offset */
	struct aer_stats *aer_stats;	/* AER stats for this device */
#endif
	u8		pcie_cap;	/* PCIe capability offset */
	u8		msi_cap;	/* MSI capability offset */
	u8		msix_cap;	/* MSI-X capability offset */
	u8		pcie_mpss:3;	/* PCIe Max Payload Size Supported */
	u8		rom_base_reg;	/* Config register controlling ROM */
	u8		pin;		/* Interrupt pin this device uses */
	u16		pcie_flags_reg;	/* Cached PCIe Capabilities Register */
	unsigned long	*dma_alias_mask;/* Mask of enabled devfn aliases */

struct pci_driver *driver;	/* Driver bound to this device */
	u64		dma_mask;	/* Mask of the bits of bus address this
					   device implements.  Normally this is
					   0xffffffff.  You only need to change
					   this if your device has broken DMA
					   or supports 64-bit transfers.  */

struct device_dma_parameters dma_parms;

pci_power_t	current_state;	/* Current operating state. In ACPI,
					   this is D0-D3, D0 being fully
					   functional, and D3 being off. */
	unsigned int	imm_ready:1;	/* Supports Immediate Readiness */
	u8		pm_cap;		/* PM capability offset */
	unsigned int	pme_support:5;	/* Bitmask of states from which PME#
					   can be generated */
	unsigned int	pme_poll:1;	/* Poll device's PME status bit */
	unsigned int	d1_support:1;	/* Low power state D1 is supported */
	unsigned int	d2_support:1;	/* Low power state D2 is supported */
	unsigned int	no_d1d2:1;	/* D1 and D2 are forbidden */
	unsigned int	no_d3cold:1;	/* D3cold is forbidden */
	unsigned int	bridge_d3:1;	/* Allow D3 for bridge */
	unsigned int	d3cold_allowed:1;	/* D3cold is allowed by user */
	unsigned int	mmio_always_on:1;	/* Disallow turning off io/mem
						   decoding during BAR sizing */
	unsigned int	wakeup_prepared:1;
	unsigned int	runtime_d3cold:1;	/* Whether go through runtime
						   D3cold, not set for devices
						   powered on/off by the
						   corresponding bridge */
	unsigned int	ignore_hotplug:1;	/* Ignore hotplug events */
	unsigned int	hotplug_user_indicators:1; /* SlotCtl indicators
						      controlled exclusively by
						      user sysfs */
	RH_KABI_FILL_HOLE(unsigned int	clear_retrain_link:1) /* Need to clear
						   Retrain Link bit manually */
	RH_KABI_FILL_HOLE(unsigned int  skip_bus_pm:1)  /* Internal: Skip
								bus-level PM */
	/*
	 * Info from the platform, e.g., ACPI or device tree, may mark a
	 * device as "external-facing".  An external-facing device is
	 * itself internal but devices downstream from it are external.
	 */
	RH_KABI_FILL_HOLE(unsigned int	external_facing:1)
	unsigned int	d3_delay;	/* D3->D0 transition time in ms */
	unsigned int	d3cold_delay;	/* D3cold->D0 transition time in ms */

#ifdef CONFIG_PCIEASPM
	struct pcie_link_state	*link_state;	/* ASPM link state */
	unsigned int	ltr_path:1;	/* Latency Tolerance Reporting
					   supported from root to here */
#endif
	unsigned int	eetlp_prefix_path:1;	/* End-to-End TLP Prefix */

pci_channel_state_t error_state;	/* Current connectivity state */
	struct device	dev;			/* Generic device interface */

int		cfg_size;		/* Size of config space */

/*
	 * Instead of touching interrupt line and base address registers
	 * directly, use the values stored here. They might be different!
	 */
	unsigned int	irq;
	struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O and memory regions + expansion ROMs */

bool		match_driver;		/* Skip attaching driver */

unsigned int	transparent:1;		/* Subtractive decode bridge */
	unsigned int	multifunction:1;	/* Multi-function device */

unsigned int	is_busmaster:1;		/* Is busmaster */
	unsigned int	no_msi:1;		/* May not use MSI */
	unsigned int	no_64bit_msi:1;		/* May only use 32-bit MSIs */
	unsigned int	block_cfg_access:1;	/* Config space access blocked */
	unsigned int	broken_parity_status:1;	/* Generates false positive parity */
	unsigned int	irq_reroute_variant:2;	/* Needs IRQ rerouting variant */
	unsigned int	msi_enabled:1;
	unsigned int	msix_enabled:1;
	unsigned int	ari_enabled:1;		/* ARI forwarding */
	unsigned int	ats_enabled:1;		/* Address Translation Svc */
	unsigned int	pasid_enabled:1;	/* Process Address Space ID */
	unsigned int	pri_enabled:1;		/* Page Request Interface */
	unsigned int	is_managed:1;
	unsigned int	needs_freset:1;		/* Requires fundamental reset */
	unsigned int	state_saved:1;
	unsigned int	is_physfn:1;
	unsigned int	is_virtfn:1;
	RH_KABI_DEPRECATE(unsigned int,	reset_fn:1)
	unsigned int	is_hotplug_bridge:1;
	unsigned int	shpc_managed:1;		/* SHPC owned by shpchp */
	unsigned int	is_thunderbolt:1;	/* Thunderbolt controller */
	RH_KABI_DEPRECATE(unsigned int,	__aer_firmware_first_valid:1)
	RH_KABI_DEPRECATE(unsigned int,	__aer_firmware_first:1)
	unsigned int	broken_intx_masking:1;	/* INTx masking can't be used */
	unsigned int	io_window_1k:1;		/* Intel bridge 1K I/O windows */
	unsigned int	irq_managed:1;
	unsigned int	has_secondary_link:1;
	unsigned int	non_compliant_bars:1;	/* Broken BARs; ignore them */
	unsigned int	is_probed:1;		/* Device probing in progress */
	unsigned int	link_active_reporting:1;/* Device capable of reporting link active */
	/*
	 * Devices marked being untrusted are the ones that can potentially
	 * execute DMA attacks and similar. They are typically connected
	 * through external ports such as Thunderbolt but not limited to
	 * that. When an IOMMU is enabled they should be getting full
	 * mappings to make sure they cannot access arbitrary memory.
	 */
	RH_KABI_FILL_HOLE(unsigned int	untrusted:1)
	RH_KABI_FILL_HOLE(unsigned int	no_vf_scan:1)  /* Don't scan for VFs after IOV enablement */
	RH_KABI_FILL_HOLE(unsigned int	io_window:1)	/* Bridge has I/O window */
	RH_KABI_FILL_HOLE(unsigned int	pref_window:1)	/* Bridge has pref mem window */
	RH_KABI_FILL_HOLE(unsigned int	pref_64_window:1)/* Pref mem window is 64-bit */
#ifdef CONFIG_PCI_PRI
	RH_KABI_FILL_HOLE(unsigned int  pasid_required:1) /* PRG Response PASID Required */
#endif
#ifdef CONFIG_PCIE_DPC
	RH_KABI_FILL_HOLE(unsigned int	dpc_rp_extensions:1)
#endif
        RH_KABI_FILL_HOLE(unsigned int  no_command_memory:1)    /* No PCI_COMMAND_MEMORY */
	RH_KABI_FILL_HOLE(unsigned int	rom_bar_overlap:1)	/* ROM BAR disable broken */
	pci_dev_flags_t dev_flags;
	atomic_t	enable_cnt;	/* pci_enable_device has been called */

u32		saved_config_space[16]; /* Config space saved at suspend time */
	struct hlist_head saved_cap_space;
	RH_KABI_DEPRECATE(struct bin_attribute *, rom_attr)
	int		rom_attr_enabled;	/* Display of ROM attribute enabled? */
	struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /* sysfs file for resources */
	struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE]; /* sysfs file for WC mapping of resources */

#ifdef CONFIG_HOTPLUG_PCI_PCIE
	unsigned int	broken_cmd_compl:1;	/* No compl for some cmds */
#endif
#ifdef CONFIG_PCIE_PTM
	unsigned int	ptm_root:1;
	unsigned int	ptm_enabled:1;
	u8		ptm_granularity;
#endif
#ifdef CONFIG_PCI_MSI
	const struct attribute_group **msi_irq_groups;
#endif
	RH_KABI_DEPRECATE(struct pci_vpd *, vpd)
#ifdef CONFIG_PCI_ATS
	union {
		struct pci_sriov	*sriov;		/* PF: SR-IOV info */
		struct pci_dev		*physfn;	/* VF: related PF */
	};
	u16		ats_cap;	/* ATS Capability offset */
	u8		ats_stu;	/* ATS Smallest Translation Unit */
	RH_KABI_DEPRECATE(atomic_t, ats_ref_cnt)
#endif
#ifdef CONFIG_PCI_PRI
	u32		pri_reqs_alloc; /* Number of PRI requests allocated */
#endif
#ifdef CONFIG_PCI_PASID
	u16		pasid_features;
#endif
	struct pci_p2pdma *p2pdma;
	phys_addr_t	rom;		/* Physical address if not from BAR */
	size_t		romlen;		/* Length if not from BAR */
	char		*driver_override; /* Driver name to force a match */

unsigned long	priv_flags;	/* Private flags for the PCI driver */

#ifdef CONFIG_PCI_PRI
	RH_KABI_USE(1, u16  pri_cap)	/* PRI Capability offset */
#endif
#ifdef CONFIG_PCI_PASID
	RH_KABI_USE(2, u16  pasid_cap)	/* PASID Capability offset */
#endif
#ifdef CONFIG_PCIE_DPC
	RH_KABI_USE(3, u16  dpc_cap)
	RH_KABI_USE(4, u8   dpc_rp_log_size)
#endif
	RH_KABI_USE(5, u16  acs_cap)
#ifdef CONFIG_PCIEASPM
	RH_KABI_USE(6, u16  l1ss)	/* L1SS Capability pointer */
#endif
#ifdef CONFIG_PCIEPORTBUS
	RH_KABI_USE(7, struct rcec_ea  *rcec_ea) /* RCEC cached endpoint association */
	RH_KABI_USE(8, struct pci_dev  *rcec)	 /* Associated RCEC device */
#endif
	RH_KABI_USE(9, 10, 11, 12, 13, struct pci_vpd  vpd)
	RH_KABI_USE(14, u32  devcap)		/* PCIe Device Capabilities */
	/* These methods index pci_reset_fn_methods[] */
	RH_KABI_USE(15, u8  reset_methods[PCI_NUM_RESET_METHODS]) /* In priority order */
	RH_KABI_AUX_EMBED(pci_dev_extended)
};

static inline struct pci_dev *pci_physfn(struct pci_dev *dev)
{
#ifdef CONFIG_PCI_IOV
	if (dev->is_virtfn)
		dev = dev->physfn;
#endif
	return dev;
}

struct pci_dev *pci_alloc_dev(struct pci_bus *bus);

#define	to_pci_dev(n) container_of(n, struct pci_dev, dev)
#define for_each_pci_dev(d) while ((d = pci_get_device(PCI_ANY_ID, PCI_ANY_ID, d)) != NULL)

static inline int pci_channel_offline(struct pci_dev *pdev)
{
	return (pdev->error_state != pci_channel_io_normal);
}

/*
 * Currently in ACPI spec, for each PCI host bridge, PCI Segment
 * Group number is limited to a 16-bit value, therefore (int)-1 is
 * not a valid PCI domain number, and can be used as a sentinel
 * value indicating ->domain_nr is not set by the driver (and
 * CONFIG_PCI_DOMAINS_GENERIC=y archs will set it with
 * pci_bus_find_domain_nr()).
 */
#define PCI_DOMAIN_NR_NOT_SET (-1)

struct pci_host_bridge {
	struct device	dev;
	struct pci_bus	*bus;		/* Root bus */
	struct pci_ops	*ops;
	void		*sysdata;
	int		busnr;
	int		domain_nr;
	struct list_head windows;	/* resource_entry */
	struct list_head dma_ranges;	/* dma ranges resource list */
	u8 (*swizzle_irq)(struct pci_dev *, u8 *); /* Platform IRQ swizzler */
	int (*map_irq)(const struct pci_dev *, u8, u8);
	void (*release_fn)(struct pci_host_bridge *);
	void		*release_data;
	struct msi_controller *msi;
	unsigned int	ignore_reset_delay:1;	/* For entire hierarchy */
	unsigned int	no_ext_tags:1;		/* No Extended Tags */
	unsigned int	native_aer:1;		/* OS may use PCIe AER */
	unsigned int	native_pcie_hotplug:1;	/* OS may use PCIe hotplug */
	unsigned int	native_shpc_hotplug:1;	/* OS may use SHPC hotplug */
	unsigned int	native_pme:1;		/* OS may use PCIe PME */
	unsigned int	native_ltr:1;		/* OS may use PCIe LTR */
	unsigned int	native_dpc:1;		/* OS may use PCIe DPC */
	unsigned int	preserve_config:1;	/* Preserve FW resource setup */
	unsigned int	size_windows:1;		/* Enable root bus sizing */

/* Resource alignment requirements */
	resource_size_t (*align_resource)(struct pci_dev *dev,
			const struct resource *res,
			resource_size_t start,
			resource_size_t size,
			resource_size_t align);
	unsigned long	private[] ____cacheline_aligned;
};

#define	to_pci_host_bridge(n) container_of(n, struct pci_host_bridge, dev)

static inline void *pci_host_bridge_priv(struct pci_host_bridge *bridge)
{
	return (void *)bridge->private;
}

static inline struct pci_host_bridge *pci_host_bridge_from_priv(void *priv)
{
	return container_of(priv, struct pci_host_bridge, private);
}

struct pci_host_bridge *pci_alloc_host_bridge(size_t priv);
struct pci_host_bridge *devm_pci_alloc_host_bridge(struct device *dev,
						   size_t priv);
void pci_free_host_bridge(struct pci_host_bridge *bridge);
struct pci_host_bridge *pci_find_host_bridge(struct pci_bus *bus);

void pci_set_host_bridge_release(struct pci_host_bridge *bridge,
				 void (*release_fn)(struct pci_host_bridge *),
				 void *release_data);

int pcibios_root_bridge_prepare(struct pci_host_bridge *bridge);

/*
 * The first PCI_BRIDGE_RESOURCE_NUM PCI bus resources (those that correspond
 * to P2P or CardBus bridge windows) go in a table.  Additional ones (for
 * buses below host bridges or subtractive decode bridges) go in the list.
 * Use pci_bus_for_each_resource() to iterate through all the resources.
 */

/*
 * PCI_SUBTRACTIVE_DECODE means the bridge forwards the window implicitly
 * and there's no way to program the bridge with the details of the window.
 * This does not apply to ACPI _CRS windows, even with the _DEC subtractive-
 * decode bit set, because they are explicit and can be programmed with _SRS.
 */
#define PCI_SUBTRACTIVE_DECODE	0x1

struct pci_bus_resource {
	struct list_head	list;
	struct resource		*res;
	unsigned int		flags;
};

#define PCI_REGION_FLAG_MASK	0x0fU	/* These bits of resource flags tell us the PCI region flags */

struct pci_bus_extended_rh {
};

struct pci_bus {
	struct list_head node;		/* Node in list of buses */
	struct pci_bus	*parent;	/* Parent bus this bridge is on */
	struct list_head children;	/* List of child buses */
	struct list_head devices;	/* List of devices on this bus */
	struct pci_dev	*self;		/* Bridge device as seen by parent */
	struct list_head slots;		/* List of slots on this bus;
					   protected by pci_slot_mutex */
	struct resource *resource[PCI_BRIDGE_RESOURCE_NUM];
	struct list_head resources;	/* Address space routed to this bus */
	struct resource busn_res;	/* Bus numbers routed to this bus */

struct pci_ops	*ops;		/* Configuration access functions */
	struct msi_controller *msi;	/* MSI controller */
	void		*sysdata;	/* Hook for sys-specific extension */
	struct proc_dir_entry *procdir;	/* Directory entry in /proc/bus/pci */

unsigned char	number;		/* Bus number */
	unsigned char	primary;	/* Number of primary bridge */
	unsigned char	max_bus_speed;	/* enum pci_bus_speed */
	unsigned char	cur_bus_speed;	/* enum pci_bus_speed */
#ifdef CONFIG_PCI_DOMAINS_GENERIC
	int		domain_nr;
#endif

char		name[48];

unsigned short	bridge_ctl;	/* Manage NO_ISA/FBB/et al behaviors */
	pci_bus_flags_t bus_flags;	/* Inherited by child buses */
	struct device		*bridge;
	struct device		dev;
	struct bin_attribute	*legacy_io;	/* Legacy I/O for this bus */
	struct bin_attribute	*legacy_mem;	/* Legacy mem */
	unsigned int		is_added:1;

RH_KABI_RESERVE(1)
	RH_KABI_RESERVE(2)
	RH_KABI_RESERVE(3)
	RH_KABI_RESERVE(4)
	RH_KABI_RESERVE(5)
	RH_KABI_RESERVE(6)
	RH_KABI_RESERVE(7)
};

#define to_pci_bus(n)	container_of(n, struct pci_bus, dev)

static inline u16 pci_dev_id(struct pci_dev *dev)
{
	return PCI_DEVID(dev->bus->number, dev->devfn);
}

/*
 * Returns true if the PCI bus is root (behind host-PCI bridge),
 * false otherwise
 *
 * Some code assumes that "bus->self == NULL" means that bus is a root bus.
 * This is incorrect because "virtual" buses added for SR-IOV (via
 * virtfn_add_bus()) have "bus->self == NULL" but are not root buses.
 */
static inline bool pci_is_root_bus(struct pci_bus *pbus)
{
	return !(pbus->parent);
}

/**
 * pci_is_bridge - check if the PCI device is a bridge
 * @dev: PCI device
 *
 * Return true if the PCI device is bridge whether it has subordinate
 * or not.
 */
static inline bool pci_is_bridge(struct pci_dev *dev)
{
	return dev->hdr_type == PCI_HEADER_TYPE_BRIDGE ||
		dev->hdr_type == PCI_HEADER_TYPE_CARDBUS;
}

#define for_each_pci_bridge(dev, bus)				\
	list_for_each_entry(dev, &bus->devices, bus_list)	\
		if (!pci_is_bridge(dev)) {} else

static inline struct pci_dev *pci_upstream_bridge(struct pci_dev *dev)
{
	dev = pci_physfn(dev);
	if (pci_is_root_bus(dev->bus))
		return NULL;

return dev->bus->self;
}

#ifdef CONFIG_PCI_MSI
static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev)
{
	return pci_dev->msi_enabled || pci_dev->msix_enabled;
}
#else
static inline bool pci_dev_msi_enabled(struct pci_dev *pci_dev) { return false; }
#endif

/* Error values that may be returned by PCI functions */
#define PCIBIOS_SUCCESSFUL		0x00
#define PCIBIOS_FUNC_NOT_SUPPORTED	0x81
#define PCIBIOS_BAD_VENDOR_ID		0x83
#define PCIBIOS_DEVICE_NOT_FOUND	0x86
#define PCIBIOS_BAD_REGISTER_NUMBER	0x87
#define PCIBIOS_SET_FAILED		0x88
#define PCIBIOS_BUFFER_TOO_SMALL	0x89

/* Translate above to generic errno for passing back through non-PCI code */
static inline int pcibios_err_to_errno(int err)
{
	if (err <= PCIBIOS_SUCCESSFUL)
		return err; /* Assume already errno */

switch (err) {
	case PCIBIOS_FUNC_NOT_SUPPORTED:
		return -ENOENT;
	case PCIBIOS_BAD_VENDOR_ID:
		return -ENOTTY;
	case PCIBIOS_DEVICE_NOT_FOUND:
		return -ENODEV;
	case PCIBIOS_BAD_REGISTER_NUMBER:
		return -EFAULT;
	case PCIBIOS_SET_FAILED:
		return -EIO;
	case PCIBIOS_BUFFER_TOO_SMALL:
		return -ENOSPC;
	}

return -ERANGE;
}

/* Low-level architecture-dependent routines */

struct pci_ops {
	int (*add_bus)(struct pci_bus *bus);
	void (*remove_bus)(struct pci_bus *bus);
	void __iomem *(*map_bus)(struct pci_bus *bus, unsigned int devfn, int where);
	int (*read)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 *val);
	int (*write)(struct pci_bus *bus, unsigned int devfn, int where, int size, u32 val);
};

/*
 * ACPI needs to be able to access PCI config space before we've done a
 * PCI bus scan and created pci_bus structures.
 */
int raw_pci_read(unsigned int domain, unsigned int bus, unsigned int devfn,
		 int reg, int len, u32 *val);
int raw_pci_write(unsigned int domain, unsigned int bus, unsigned int devfn,
		  int reg, int len, u32 val);

#ifdef CONFIG_ARCH_DMA_ADDR_T_64BIT
typedef u64 pci_bus_addr_t;
#else
typedef u32 pci_bus_addr_t;
#endif

struct pci_bus_region {
	pci_bus_addr_t	start;
	pci_bus_addr_t	end;
};

struct pci_dynids {
	spinlock_t		lock;	/* Protects list, index */
	struct list_head	list;	/* For IDs added at runtime */
};

/*
 * PCI Error Recovery System (PCI-ERS).  If a PCI device driver provides
 * a set of callbacks in struct pci_error_handlers, that device driver
 * will be notified of PCI bus errors, and will be driven to recovery
 * when an error occurs.
 */

typedef unsigned int __bitwise pci_ers_result_t;

enum pci_ers_result {
	/* No result/none/not supported in device driver */
	PCI_ERS_RESULT_NONE = (__force pci_ers_result_t) 1,

/* Device driver can recover without slot reset */
	PCI_ERS_RESULT_CAN_RECOVER = (__force pci_ers_result_t) 2,

/* Device driver wants slot to be reset */
	PCI_ERS_RESULT_NEED_RESET = (__force pci_ers_result_t) 3,

/* Device has completely failed, is unrecoverable */
	PCI_ERS_RESULT_DISCONNECT = (__force pci_ers_result_t) 4,

/* Device driver is fully recovered and operational */
	PCI_ERS_RESULT_RECOVERED = (__force pci_ers_result_t) 5,

/* No AER capabilities registered for the driver */
	PCI_ERS_RESULT_NO_AER_DRIVER = (__force pci_ers_result_t) 6,
};

/* PCI bus error event callbacks */
struct pci_error_handlers {
	/* PCI bus error detected on this device */
	pci_ers_result_t (*error_detected)(struct pci_dev *dev,
					   enum pci_channel_state error);

/* MMIO has been re-enabled, but not DMA */
	pci_ers_result_t (*mmio_enabled)(struct pci_dev *dev);

/* PCI slot has been reset */
	pci_ers_result_t (*slot_reset)(struct pci_dev *dev);

/* PCI function reset prepare or completed */
	void (*reset_prepare)(struct pci_dev *dev);
	void (*reset_done)(struct pci_dev *dev);

/* Device driver may resume normal operations */
	void (*resume)(struct pci_dev *dev);
};

struct module;

/**
 * struct pci_driver - PCI driver structure
 * @node:	List of driver structures.
 * @name:	Driver name.
 * @id_table:	Pointer to table of device IDs the driver is
 *		interested in.  Most drivers should export this
 *		table using MODULE_DEVICE_TABLE(pci,...).
 * @probe:	This probing function gets called (during execution
 *		of pci_register_driver() for already existing
 *		devices or later if a new device gets inserted) for
 *		all PCI devices which match the ID table and are not
 *		"owned" by the other drivers yet. This function gets
 *		passed a "struct pci_dev \*" for each device whose
 *		entry in the ID table matches the device. The probe
 *		function returns zero when the driver chooses to
 *		take "ownership" of the device or an error code
 *		(negative number) otherwise.
 *		The probe function always gets called from process
 *		context, so it can sleep.
 * @remove:	The remove() function gets called whenever a device
 *		being handled by this driver is removed (either during
 *		deregistration of the driver or when it's manually
 *		pulled out of a hot-pluggable slot).
 *		The remove function always gets called from process
 *		context, so it can sleep.
 * @suspend:	Put device into low power state.
 * @suspend_late: Put device into low power state.
 * @resume_early: Wake device from low power state.
 * @resume:	Wake device from low power state.
 *		(Please see Documentation/power/pci.rst for descriptions
 *		of PCI Power Management and the related functions.)
 * @shutdown:	Hook into reboot_notifier_list (kernel/sys.c).
 *		Intended to stop any idling DMA operations.
 *		Useful for enabling wake-on-lan (NIC) or changing
 *		the power state of a device before reboot.
 *		e.g. drivers/net/e100.c.
 * @sriov_configure: Optional driver callback to allow configuration of
 *		number of VFs to enable via sysfs "sriov_numvfs" file.
 * @sriov_set_msix_vec_count: PF Driver callback to change number of MSI-X
 *              vectors on a VF. Triggered via sysfs "sriov_vf_msix_count".
 *              This will change MSI-X Table Size in the VF Message Control
 *              registers.
 * @sriov_get_vf_total_msix: PF driver callback to get the total number of
 *              MSI-X vectors available for distribution to the VFs.
 * @err_handler: See Documentation/PCI/pci-error-recovery.rst
 * @groups:	Sysfs attribute groups.
 * @dev_groups: Attributes attached to the device that will be
 *              created once it is bound to the driver.
 * @driver:	Driver model structure.
 * @dynids:	List of dynamically added device IDs.
 */
struct pci_driver {
	struct list_head	node;
	const char		*name;
	const struct pci_device_id *id_table;	/* Must be non-NULL for probe to be called */
	int  (*probe)(struct pci_dev *dev, const struct pci_device_id *id);	/* New device inserted */
	void (*remove)(struct pci_dev *dev);	/* Device removed (NULL if not a hot-plug capable driver) */
	int  (*suspend)(struct pci_dev *dev, pm_message_t state);	/* Device suspended */
	RH_KABI_DEPRECATE_FN(int, suspend_late, struct pci_dev *dev, pm_message_t state)
	RH_KABI_DEPRECATE_FN(int, resume_early, struct pci_dev *dev)
	int  (*resume)(struct pci_dev *dev);	/* Device woken up */
	void (*shutdown)(struct pci_dev *dev);
	int  (*sriov_configure)(struct pci_dev *dev, int num_vfs); /* On PF */

RH_KABI_USE(1, int (*sriov_set_msix_vec_count)(struct pci_dev *vf, int msix_vec_count))
	RH_KABI_USE(2, u32 (*sriov_get_vf_total_msix)(struct pci_dev *pf))
	RH_KABI_RESERVE(3)
	RH_KABI_RESERVE(4)

const struct pci_error_handlers *err_handler;
	const struct attribute_group **groups;
	struct device_driver	driver;
	struct pci_dynids	dynids;

RH_KABI_USE(5, const struct attribute_group **dev_groups)
	RH_KABI_RESERVE(6)
	RH_KABI_RESERVE(7)
	RH_KABI_RESERVE(8)
};

#define	to_pci_driver(drv) container_of(drv, struct pci_driver, driver)

/**
 * PCI_DEVICE - macro used to describe a specific PCI device
 * @vend: the 16 bit PCI Vendor ID
 * @dev: the 16 bit PCI Device ID
 *
 * This macro is used to create a struct pci_device_id that matches a
 * specific device.  The subvendor and subdevice fields will be set to
 * PCI_ANY_ID.
 */
#define PCI_DEVICE(vend,dev) \
	.vendor = (vend), .device = (dev), \
	.subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID

/**
 * PCI_DEVICE_SUB - macro used to describe a specific PCI device with subsystem
 * @vend: the 16 bit PCI Vendor ID
 * @dev: the 16 bit PCI Device ID
 * @subvend: the 16 bit PCI Subvendor ID
 * @subdev: the 16 bit PCI Subdevice ID
 *
 * This macro is used to create a struct pci_device_id that matches a
 * specific device with subsystem information.
 */
#define PCI_DEVICE_SUB(vend, dev, subvend, subdev) \
	.vendor = (vend), .device = (dev), \
	.subvendor = (subvend), .subdevice = (subdev)

/**
 * PCI_DEVICE_CLASS - macro used to describe a specific PCI device class
 * @dev_class: the class, subclass, prog-if triple for this device
 * @dev_class_mask: the class mask for this device
 *
 * This macro is used to create a struct pci_device_id that matches a
 * specific PCI class.  The vendor, device, subvendor, and subdevice
 * fields will be set to PCI_ANY_ID.
 */
#define PCI_DEVICE_CLASS(dev_class,dev_class_mask) \
	.class = (dev_class), .class_mask = (dev_class_mask), \
	.vendor = PCI_ANY_ID, .device = PCI_ANY_ID, \
	.subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID

/**
 * PCI_VDEVICE - macro used to describe a specific PCI device in short form
 * @vend: the vendor name
 * @dev: the 16 bit PCI Device ID
 *
 * This macro is used to create a struct pci_device_id that matches a
 * specific PCI device.  The subvendor, and subdevice fields will be set
 * to PCI_ANY_ID. The macro allows the next field to follow as the device
 * private data.
 */
#define PCI_VDEVICE(vend, dev) \
	.vendor = PCI_VENDOR_ID_##vend, .device = (dev), \
	.subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0

/**
 * PCI_DEVICE_DATA - macro used to describe a specific PCI device in very short form
 * @vend: the vendor name (without PCI_VENDOR_ID_ prefix)
 * @dev: the device name (without PCI_DEVICE_ID_<vend>_ prefix)
 * @data: the driver data to be filled
 *
 * This macro is used to create a struct pci_device_id that matches a
 * specific PCI device.  The subvendor, and subdevice fields will be set
 * to PCI_ANY_ID.
 */
#define PCI_DEVICE_DATA(vend, dev, data) \
	.vendor = PCI_VENDOR_ID_##vend, .device = PCI_DEVICE_ID_##vend##_##dev, \
	.subvendor = PCI_ANY_ID, .subdevice = PCI_ANY_ID, 0, 0, \
	.driver_data = (kernel_ulong_t)(data)

enum {
	PCI_REASSIGN_ALL_RSRC	= 0x00000001,	/* Ignore firmware setup */
	PCI_REASSIGN_ALL_BUS	= 0x00000002,	/* Reassign all bus numbers */
	PCI_PROBE_ONLY		= 0x00000004,	/* Use existing setup */
	PCI_CAN_SKIP_ISA_ALIGN	= 0x00000008,	/* Don't do ISA alignment */
	PCI_ENABLE_PROC_DOMAINS	= 0x00000010,	/* Enable domains in /proc */
	PCI_COMPAT_DOMAIN_0	= 0x00000020,	/* ... except domain 0 */
	PCI_SCAN_ALL_PCIE_DEVS	= 0x00000040,	/* Scan all, not just dev 0 */
};

#define PCI_IRQ_LEGACY		(1 << 0) /* Allow legacy interrupts */
#define PCI_IRQ_MSI		(1 << 1) /* Allow MSI interrupts */
#define PCI_IRQ_MSIX		(1 << 2) /* Allow MSI-X interrupts */
#define PCI_IRQ_AFFINITY	(1 << 3) /* Auto-assign affinity */

/* These external functions are only available when PCI support is enabled */
#ifdef CONFIG_PCI

extern unsigned int pci_flags;

static inline void pci_set_flags(int flags) { pci_flags = flags; }
static inline void pci_add_flags(int flags) { pci_flags |= flags; }
static inline void pci_clear_flags(int flags) { pci_flags &= ~flags; }
static inline int pci_has_flag(int flag) { return pci_flags & flag; }

void pcie_bus_configure_settings(struct pci_bus *bus);

enum pcie_bus_config_types {
	PCIE_BUS_TUNE_OFF,	/* Don't touch MPS at all */
	PCIE_BUS_DEFAULT,	/* Ensure MPS matches upstream bridge */
	PCIE_BUS_SAFE,		/* Use largest MPS boot-time devices support */
	PCIE_BUS_PERFORMANCE,	/* Use MPS and MRRS for best performance */
	PCIE_BUS_PEER2PEER,	/* Set MPS = 128 for all devices */
};

extern enum pcie_bus_config_types pcie_bus_config;

extern struct bus_type pci_bus_type;

/* Do NOT directly access these two variables, unless you are arch-specific PCI
 * code, or PCI core code. */
extern struct list_head pci_root_buses;	/* List of all known PCI buses */
/* Some device drivers need know if PCI is initiated */
int no_pci_devices(void);

void pcibios_resource_survey_bus(struct pci_bus *bus);
void pcibios_bus_add_device(struct pci_dev *pdev);
void pcibios_add_bus(struct pci_bus *bus);
void pcibios_remove_bus(struct pci_bus *bus);
void pcibios_fixup_bus(struct pci_bus *);
int __must_check pcibios_enable_device(struct pci_dev *, int mask);
/* Architecture-specific versions may override this (weak) */
char *pcibios_setup(char *str);

/* Used only when drivers/pci/setup.c is used */
resource_size_t pcibios_align_resource(void *, const struct resource *,
				resource_size_t,
				resource_size_t);

/* Weak but can be overridden by arch */
void pci_fixup_cardbus(struct pci_bus *);

/* Generic PCI functions used internally */

void pcibios_resource_to_bus(struct pci_bus *bus, struct pci_bus_region *region,
			     struct resource *res);
void pcibios_bus_to_resource(struct pci_bus *bus, struct resource *res,
			     struct pci_bus_region *region);
void pcibios_scan_specific_bus(int busn);
struct pci_bus *pci_find_bus(int domain, int busnr);
void pci_bus_add_devices(const struct pci_bus *bus);
struct pci_bus *pci_scan_bus(int bus, struct pci_ops *ops, void *sysdata);
struct pci_bus *pci_create_root_bus(struct device *parent, int bus,
				    struct pci_ops *ops, void *sysdata,
				    struct list_head *resources);
int pci_host_probe(struct pci_host_bridge *bridge);
int pci_bus_insert_busn_res(struct pci_bus *b, int bus, int busmax);
int pci_bus_update_busn_res_end(struct pci_bus *b, int busmax);
void pci_bus_release_busn_res(struct pci_bus *b);
struct pci_bus *pci_scan_root_bus(struct device *parent, int bus,
				  struct pci_ops *ops, void *sysdata,
				  struct list_head *resources);
int pci_scan_root_bus_bridge(struct pci_host_bridge *bridge);
struct pci_bus *pci_add_new_bus(struct pci_bus *parent, struct pci_dev *dev,
				int busnr);
struct pci_slot *pci_create_slot(struct pci_bus *parent, int slot_nr,
				 const char *name,
				 struct hotplug_slot *hotplug);
void pci_destroy_slot(struct pci_slot *slot);
#ifdef CONFIG_SYSFS
void pci_dev_assign_slot(struct pci_dev *dev);
#else
static inline void pci_dev_assign_slot(struct pci_dev *dev) { }
#endif
int pci_scan_slot(struct pci_bus *bus, int devfn);
struct pci_dev *pci_scan_single_device(struct pci_bus *bus, int devfn);
void pci_device_add(struct pci_dev *dev, struct pci_bus *bus);
unsigned int pci_scan_child_bus(struct pci_bus *bus);
void pci_bus_add_device(struct pci_dev *dev);
void pci_read_bridge_bases(struct pci_bus *child);
struct resource *pci_find_parent_resource(const struct pci_dev *dev,
					  struct resource *res);
u8 pci_swizzle_interrupt_pin(const struct pci_dev *dev, u8 pin);
int pci_get_interrupt_pin(struct pci_dev *dev, struct pci_dev **bridge);
u8 pci_common_swizzle(struct pci_dev *dev, u8 *pinp);
struct pci_dev *pci_dev_get(struct pci_dev *dev);
void pci_dev_put(struct pci_dev *dev);
void pci_remove_bus(struct pci_bus *b);
void pci_stop_and_remove_bus_device(struct pci_dev *dev);
void pci_stop_and_remove_bus_device_locked(struct pci_dev *dev);
void pci_stop_root_bus(struct pci_bus *bus);
void pci_remove_root_bus(struct pci_bus *bus);
void pci_setup_cardbus(struct pci_bus *bus);
void pcibios_setup_bridge(struct pci_bus *bus, unsigned long type);
void pci_sort_breadthfirst(void);
#define dev_is_pci(d) ((d)->bus == &pci_bus_type)
#define dev_is_pf(d) ((dev_is_pci(d) ? to_pci_dev(d)->is_physfn : false))

/* Generic PCI functions exported to card drivers */

u8 pci_bus_find_capability(struct pci_bus *bus, unsigned int devfn, int cap);
u8 pci_find_capability(struct pci_dev *dev, int cap);
u8 pci_find_next_capability(struct pci_dev *dev, u8 pos, int cap);
u8 pci_find_ht_capability(struct pci_dev *dev, int ht_cap);
u8 pci_find_next_ht_capability(struct pci_dev *dev, u8 pos, int ht_cap);
u16 pci_find_ext_capability(struct pci_dev *dev, int cap);
u16 pci_find_next_ext_capability(struct pci_dev *dev, u16 pos, int cap);
struct pci_bus *pci_find_next_bus(const struct pci_bus *from);

u64 pci_get_dsn(struct pci_dev *dev);

struct pci_dev *pci_get_device(unsigned int vendor, unsigned int device,
			       struct pci_dev *from);
struct pci_dev *pci_get_subsys(unsigned int vendor, unsigned int device,
			       unsigned int ss_vendor, unsigned int ss_device,
			       struct pci_dev *from);
struct pci_dev *pci_get_slot(struct pci_bus *bus, unsigned int devfn);
struct pci_dev *pci_get_domain_bus_and_slot(int domain, unsigned int bus,
					    unsigned int devfn);
struct pci_dev *pci_get_class(unsigned int class, struct pci_dev *from);
int pci_dev_present(const struct pci_device_id *ids);

int pci_bus_read_config_byte(struct pci_bus *bus, unsigned int devfn,
			     int where, u8 *val);
int pci_bus_read_config_word(struct pci_bus *bus, unsigned int devfn,
			     int where, u16 *val);
int pci_bus_read_config_dword(struct pci_bus *bus, unsigned int devfn,
			      int where, u32 *val);
int pci_bus_write_config_byte(struct pci_bus *bus, unsigned int devfn,
			      int where, u8 val);
int pci_bus_write_config_word(struct pci_bus *bus, unsigned int devfn,
			      int where, u16 val);
int pci_bus_write_config_dword(struct pci_bus *bus, unsigned int devfn,
			       int where, u32 val);

int pci_generic_config_read(struct pci_bus *bus, unsigned int devfn,
			    int where, int size, u32 *val);
int pci_generic_config_write(struct pci_bus *bus, unsigned int devfn,
			    int where, int size, u32 val);
int pci_generic_config_read32(struct pci_bus *bus, unsigned int devfn,
			      int where, int size, u32 *val);
int pci_generic_config_write32(struct pci_bus *bus, unsigned int devfn,
			       int where, int size, u32 val);

struct pci_ops *pci_bus_set_ops(struct pci_bus *bus, struct pci_ops *ops);

int pci_read_config_byte(const struct pci_dev *dev, int where, u8 *val);
int pci_read_config_word(const struct pci_dev *dev, int where, u16 *val);
int pci_read_config_dword(const struct pci_dev *dev, int where, u32 *val);
int pci_write_config_byte(const struct pci_dev *dev, int where, u8 val);
int pci_write_config_word(const struct pci_dev *dev, int where, u16 val);
int pci_write_config_dword(const struct pci_dev *dev, int where, u32 val);

int pcie_capability_read_word(struct pci_dev *dev, int pos, u16 *val);
int pcie_capability_read_dword(struct pci_dev *dev, int pos, u32 *val);
int pcie_capability_write_word(struct pci_dev *dev, int pos, u16 val);
int pcie_capability_write_dword(struct pci_dev *dev, int pos, u32 val);
int pcie_capability_clear_and_set_word(struct pci_dev *dev, int pos,
				       u16 clear, u16 set);
int pcie_capability_clear_and_set_dword(struct pci_dev *dev, int pos,
					u32 clear, u32 set);

static inline int pcie_capability_set_word(struct pci_dev *dev, int pos,
					   u16 set)
{
	return pcie_capability_clear_and_set_word(dev, pos, 0, set);
}

static inline int pcie_capability_set_dword(struct pci_dev *dev, int pos,
					    u32 set)
{
	return pcie_capability_clear_and_set_dword(dev, pos, 0, set);
}

static inline int pcie_capability_clear_word(struct pci_dev *dev, int pos,
					     u16 clear)
{
	return pcie_capability_clear_and_set_word(dev, pos, clear, 0);
}

static inline int pcie_capability_clear_dword(struct pci_dev *dev, int pos,
					      u32 clear)
{
	return pcie_capability_clear_and_set_dword(dev, pos, clear, 0);
}

/* User-space driven config access */
int pci_user_read_config_byte(struct pci_dev *dev, int where, u8 *val);
int pci_user_read_config_word(struct pci_dev *dev, int where, u16 *val);
int pci_user_read_config_dword(struct pci_dev *dev, int where, u32 *val);
int pci_user_write_config_byte(struct pci_dev *dev, int where, u8 val);
int pci_user_write_config_word(struct pci_dev *dev, int where, u16 val);
int pci_user_write_config_dword(struct pci_dev *dev, int where, u32 val);

int __must_check pci_enable_device(struct pci_dev *dev);
int __must_check pci_enable_device_io(struct pci_dev *dev);
int __must_check pci_enable_device_mem(struct pci_dev *dev);
int __must_check pci_reenable_device(struct pci_dev *);
int __must_check pcim_enable_device(struct pci_dev *pdev);
void pcim_pin_device(struct pci_dev *pdev);

static inline bool pci_intx_mask_supported(struct pci_dev *pdev)
{
	/*
	 * INTx masking is supported if PCI_COMMAND_INTX_DISABLE is
	 * writable and no quirk has marked the feature broken.
	 */
	return !pdev->broken_intx_masking;
}

static inline int pci_is_enabled(struct pci_dev *pdev)
{
	return (atomic_read(&pdev->enable_cnt) > 0);
}

static inline int pci_is_managed(struct pci_dev *pdev)
{
	return pdev->is_managed;
}

void pci_disable_device(struct pci_dev *dev);

extern unsigned int pcibios_max_latency;
void pci_set_master(struct pci_dev *dev);
void pci_clear_master(struct pci_dev *dev);

int pci_set_pcie_reset_state(struct pci_dev *dev, enum pcie_reset_state state);
int pci_set_cacheline_size(struct pci_dev *dev);
int __must_check pci_set_mwi(struct pci_dev *dev);
int __must_check pcim_set_mwi(struct pci_dev *dev);
int pci_try_set_mwi(struct pci_dev *dev);
void pci_clear_mwi(struct pci_dev *dev);
void pci_disable_parity(struct pci_dev *dev);
void pci_intx(struct pci_dev *dev, int enable);
bool pci_check_and_mask_intx(struct pci_dev *dev);
bool pci_check_and_unmask_intx(struct pci_dev *dev);
int pci_wait_for_pending(struct pci_dev *dev, int pos, u16 mask);
int pci_wait_for_pending_transaction(struct pci_dev *dev);
int pcix_get_max_mmrbc(struct pci_dev *dev);
int pcix_get_mmrbc(struct pci_dev *dev);
int pcix_set_mmrbc(struct pci_dev *dev, int mmrbc);
int pcie_get_readrq(struct pci_dev *dev);
int pcie_set_readrq(struct pci_dev *dev, int rq);
int pcie_get_mps(struct pci_dev *dev);
int pcie_set_mps(struct pci_dev *dev, int mps);
u32 pcie_bandwidth_available(struct pci_dev *dev, struct pci_dev **limiting_dev,
			     enum pci_bus_speed *speed,
			     enum pcie_link_width *width);
void pcie_print_link_status(struct pci_dev *dev);
int pcie_reset_flr(struct pci_dev *dev, bool probe);
int pcie_flr(struct pci_dev *dev);
int __pci_reset_function_locked(struct pci_dev *dev);
int pci_reset_function(struct pci_dev *dev);
int pci_reset_function_locked(struct pci_dev *dev);
int pci_try_reset_function(struct pci_dev *dev);
int pci_probe_reset_slot(struct pci_slot *slot);
int pci_probe_reset_bus(struct pci_bus *bus);
int pci_reset_bus(struct pci_dev *dev);
void pci_reset_secondary_bus(struct pci_dev *dev);
void pcibios_reset_secondary_bus(struct pci_dev *dev);
void pci_update_resource(struct pci_dev *dev, int resno);
int __must_check pci_assign_resource(struct pci_dev *dev, int i);
int __must_check pci_reassign_resource(struct pci_dev *dev, int i, resource_size_t add_size, resource_size_t align);
void pci_release_resource(struct pci_dev *dev, int resno);
static inline int pci_rebar_bytes_to_size(u64 bytes)
{
	bytes = roundup_pow_of_two(bytes);

/* Return BAR size as defined in the resizable BAR specification */
	return max(ilog2(bytes), 20) - 20;
}

u32 pci_rebar_get_possible_sizes(struct pci_dev *pdev, int bar);
int __must_check pci_resize_resource(struct pci_dev *dev, int i, int size);
int pci_select_bars(struct pci_dev *dev, unsigned long flags);
bool pci_device_is_present(struct pci_dev *pdev);
void pci_ignore_hotplug(struct pci_dev *dev);
struct pci_dev *pci_real_dma_dev(struct pci_dev *dev);
int pci_status_get_and_clear_errors(struct pci_dev *pdev);

int __printf(6, 7) pci_request_irq(struct pci_dev *dev, unsigned int nr,
		irq_handler_t handler, irq_handler_t thread_fn, void *dev_id,
		const char *fmt, ...);
void pci_free_irq(struct pci_dev *dev, unsigned int nr, void *dev_id);

/* ROM control related routines */
int pci_enable_rom(struct pci_dev *pdev);
void pci_disable_rom(struct pci_dev *pdev);
void __iomem __must_check *pci_map_rom(struct pci_dev *pdev, size_t *size);
void pci_unmap_rom(struct pci_dev *pdev, void __iomem *rom);

/* Power management related routines */
int pci_save_state(struct pci_dev *dev);
void pci_restore_state(struct pci_dev *dev);
struct pci_saved_state *pci_store_saved_state(struct pci_dev *dev);
int pci_load_saved_state(struct pci_dev *dev,
			 struct pci_saved_state *state);
int pci_load_and_free_saved_state(struct pci_dev *dev,
				  struct pci_saved_state **state);
struct pci_cap_saved_state *pci_find_saved_cap(struct pci_dev *dev, char cap);
struct pci_cap_saved_state *pci_find_saved_ext_cap(struct pci_dev *dev,
						   u16 cap);
int pci_add_cap_save_buffer(struct pci_dev *dev, char cap, unsigned int size);
int pci_add_ext_cap_save_buffer(struct pci_dev *dev,
				u16 cap, unsigned int size);
int pci_platform_power_transition(struct pci_dev *dev, pci_power_t state);
int pci_set_power_state(struct pci_dev *dev, pci_power_t state);
pci_power_t pci_choose_state(struct pci_dev *dev, pm_message_t state);
bool pci_pme_capable(struct pci_dev *dev, pci_power_t state);
void pci_pme_active(struct pci_dev *dev, bool enable);
int pci_enable_wake(struct pci_dev *dev, pci_power_t state, bool enable);
int pci_wake_from_d3(struct pci_dev *dev, bool enable);
int pci_prepare_to_sleep(struct pci_dev *dev);
int pci_back_from_sleep(struct pci_dev *dev);
bool pci_dev_run_wake(struct pci_dev *dev);
void pci_d3cold_enable(struct pci_dev *dev);
void pci_d3cold_disable(struct pci_dev *dev);
bool pcie_relaxed_ordering_enabled(struct pci_dev *dev);
void pci_resume_bus(struct pci_bus *bus);
void pci_bus_set_current_state(struct pci_bus *bus, pci_power_t state);

/* For use by arch with custom probe code */
void set_pcie_port_type(struct pci_dev *pdev);
void set_pcie_hotplug_bridge(struct pci_dev *pdev);

/* Functions for PCI Hotplug drivers to use */
unsigned int pci_rescan_bus_bridge_resize(struct pci_dev *bridge);
unsigned int pci_rescan_bus(struct pci_bus *bus);
void pci_lock_rescan_remove(void);
void pci_unlock_rescan_remove(void);

/* Vital Product Data routines */
ssize_t pci_read_vpd(struct pci_dev *dev, loff_t pos, size_t count, void *buf);
ssize_t pci_write_vpd(struct pci_dev *dev, loff_t pos, size_t count, const void *buf);
ssize_t pci_read_vpd_any(struct pci_dev *dev, loff_t pos, size_t count, void *buf);
ssize_t pci_write_vpd_any(struct pci_dev *dev, loff_t pos, size_t count, const void *buf);

/* Helper functions for low-level code (drivers/pci/setup-[bus,res].c) */
resource_size_t pcibios_retrieve_fw_addr(struct pci_dev *dev, int idx);
void pci_bus_assign_resources(const struct pci_bus *bus);
void pci_bus_claim_resources(struct pci_bus *bus);
void pci_bus_size_bridges(struct pci_bus *bus);
int pci_claim_resource(struct pci_dev *, int);
int pci_claim_bridge_resource(struct pci_dev *bridge, int i);
void pci_assign_unassigned_resources(void);
void pci_assign_unassigned_bridge_resources(struct pci_dev *bridge);
void pci_assign_unassigned_bus_resources(struct pci_bus *bus);
void pci_assign_unassigned_root_bus_resources(struct pci_bus *bus);
int pci_reassign_bridge_resources(struct pci_dev *bridge, unsigned long type);
void pdev_enable_device(struct pci_dev *);
int pci_enable_resources(struct pci_dev *, int mask);
void pci_assign_irq(struct pci_dev *dev);
struct resource *pci_find_resource(struct pci_dev *dev, struct resource *res);
#define HAVE_PCI_REQ_REGIONS	2
int __must_check pci_request_regions(struct pci_dev *, const char *);
int __must_check pci_request_regions_exclusive(struct pci_dev *, const char *);
void pci_release_regions(struct pci_dev *);
int __must_check pci_request_region(struct pci_dev *, int, const char *);
void pci_release_region(struct pci_dev *, int);
int pci_request_selected_regions(struct pci_dev *, int, const char *);
int pci_request_selected_regions_exclusive(struct pci_dev *, int, const char *);
void pci_release_selected_regions(struct pci_dev *, int);

/* drivers/pci/bus.c */
void pci_add_resource(struct list_head *resources, struct resource *res);
void pci_add_resource_offset(struct list_head *resources, struct resource *res,
			     resource_size_t offset);
void pci_free_resource_list(struct list_head *resources);
void pci_bus_add_resource(struct pci_bus *bus, struct resource *res,
			  unsigned int flags);
struct resource *pci_bus_resource_n(const struct pci_bus *bus, int n);
void pci_bus_remove_resources(struct pci_bus *bus);
void pci_bus_remove_resource(struct pci_bus *bus, struct resource *res);
int devm_request_pci_bus_resources(struct device *dev,
				   struct list_head *resources);

/* Temporary until new and working PCI SBR API in place */
int pci_bridge_secondary_bus_reset(struct pci_dev *dev);

#define pci_bus_for_each_resource(bus, res, i)				\
	for (i = 0;							\
	    (res = pci_bus_resource_n(bus, i)) || i < PCI_BRIDGE_RESOURCE_NUM; \
	     i++)

int __must_check pci_bus_alloc_resource(struct pci_bus *bus,
			struct resource *res, resource_size_t size,
			resource_size_t align, resource_size_t min,
			unsigned long type_mask,
			resource_size_t (*alignf)(void *,
						  const struct resource *,
						  resource_size_t,
						  resource_size_t),
			void *alignf_data);

int pci_register_io_range(struct fwnode_handle *fwnode, phys_addr_t addr,
			resource_size_t size);
unsigned long pci_address_to_pio(phys_addr_t addr);
phys_addr_t pci_pio_to_address(unsigned long pio);
int pci_remap_iospace(const struct resource *res, phys_addr_t phys_addr);
int devm_pci_remap_iospace(struct device *dev, const struct resource *res,
			   phys_addr_t phys_addr);
void pci_unmap_iospace(struct resource *res);
void __iomem *devm_pci_remap_cfgspace(struct device *dev,
				      resource_size_t offset,
				      resource_size_t size);
void __iomem *devm_pci_remap_cfg_resource(struct device *dev,
					  struct resource *res);

static inline pci_bus_addr_t pci_bus_address(struct pci_dev *pdev, int bar)
{
	struct pci_bus_region region;

pcibios_resource_to_bus(pdev->bus, &region, &pdev->resource[bar]);
	return region.start;
}

/* Proper probing supporting hot-pluggable devices */
int __must_check __pci_register_driver(struct pci_driver *, struct module *,
				       const char *mod_name);

/* pci_register_driver() must be a macro so KBUILD_MODNAME can be expanded */
#define pci_register_driver(driver)		\
	__pci_register_driver(driver, THIS_MODULE, KBUILD_MODNAME)

void pci_unregister_driver(struct pci_driver *dev);

/**
 * module_pci_driver() - Helper macro for registering a PCI driver
 * @__pci_driver: pci_driver struct
 *
 * Helper macro for PCI drivers which do not do anything special in module
 * init/exit. This eliminates a lot of boilerplate. Each module may only
 * use this macro once, and calling it replaces module_init() and module_exit()
 */
#define module_pci_driver(__pci_driver) \
	module_driver(__pci_driver, pci_register_driver, pci_unregister_driver)

/**
 * builtin_pci_driver() - Helper macro for registering a PCI driver
 * @__pci_driver: pci_driver struct
 *
 * Helper macro for PCI drivers which do not do anything special in their
 * init code. This eliminates a lot of boilerplate. Each driver may only
 * use this macro once, and calling it replaces device_initcall(...)
 */
#define builtin_pci_driver(__pci_driver) \
	builtin_driver(__pci_driver, pci_register_driver)

struct pci_driver *pci_dev_driver(const struct pci_dev *dev);
int pci_add_dynid(struct pci_driver *drv,
		  unsigned int vendor, unsigned int device,
		  unsigned int subvendor, unsigned int subdevice,
		  unsigned int class, unsigned int class_mask,
		  unsigned long driver_data);
const struct pci_device_id *pci_match_id(const struct pci_device_id *ids,
					 struct pci_dev *dev);

int pci_scan_bridge(struct pci_bus *bus, struct pci_dev *dev, int max,
		    int pass);

void pci_walk_bus(struct pci_bus *top, int (*cb)(struct pci_dev *, void *),
		  void *userdata);
int pci_cfg_space_size(struct pci_dev *dev);
unsigned char pci_bus_max_busnr(struct pci_bus *bus);
void pci_setup_bridge(struct pci_bus *bus);
resource_size_t pcibios_window_alignment(struct pci_bus *bus,
					 unsigned long type);

#define PCI_VGA_STATE_CHANGE_BRIDGE (1 << 0)
#define PCI_VGA_STATE_CHANGE_DECODES (1 << 1)

int pci_set_vga_state(struct pci_dev *pdev, bool decode,
		      unsigned int command_bits, u32 flags);

/*
 * Virtual interrupts allow for more interrupts to be allocated
 * than the device has interrupts for. These are not programmed
 * into the device's MSI-X table and must be handled by some
 * other driver means.
 */
#define PCI_IRQ_VIRTUAL		(1 << 4)

#define PCI_IRQ_ALL_TYPES \
	(PCI_IRQ_LEGACY | PCI_IRQ_MSI | PCI_IRQ_MSIX)

/* kmem_cache style wrapper around pci_alloc_consistent() */

#include <linux/dmapool.h>

#define	pci_pool dma_pool
#define pci_pool_create(name, pdev, size, align, allocation) \
		dma_pool_create(name, &pdev->dev, size, align, allocation)
#define	pci_pool_destroy(pool) dma_pool_destroy(pool)
#define	pci_pool_alloc(pool, flags, handle) dma_pool_alloc(pool, flags, handle)
#define	pci_pool_zalloc(pool, flags, handle) \
		dma_pool_zalloc(pool, flags, handle)
#define	pci_pool_free(pool, vaddr, addr) dma_pool_free(pool, vaddr, addr)

struct msix_entry {
	u32	vector;	/* Kernel uses to write allocated vector */
	u16	entry;	/* Driver uses to specify entry, OS writes */
};

#ifdef CONFIG_PCI_MSI
int pci_msi_vec_count(struct pci_dev *dev);
void pci_disable_msi(struct pci_dev *dev);
int pci_msix_vec_count(struct pci_dev *dev);
void pci_disable_msix(struct pci_dev *dev);
void pci_restore_msi_state(struct pci_dev *dev);
int pci_msi_enabled(void);
int pci_enable_msi(struct pci_dev *dev);
int pci_enable_msix_range(struct pci_dev *dev, struct msix_entry *entries,
			  int minvec, int maxvec);
static inline int pci_enable_msix_exact(struct pci_dev *dev,
					struct msix_entry *entries, int nvec)
{
	int rc = pci_enable_msix_range(dev, entries, nvec, nvec);
	if (rc < 0)
		return rc;
	return 0;
}
int pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs,
				   unsigned int max_vecs, unsigned int flags,
				   struct irq_affinity *affd);

void pci_free_irq_vectors(struct pci_dev *dev);
int pci_irq_vector(struct pci_dev *dev, unsigned int nr);
const struct cpumask *pci_irq_get_affinity(struct pci_dev *pdev, int vec);

#else
static inline int pci_msi_vec_count(struct pci_dev *dev) { return -ENOSYS; }
static inline void pci_disable_msi(struct pci_dev *dev) { }
static inline int pci_msix_vec_count(struct pci_dev *dev) { return -ENOSYS; }
static inline void pci_disable_msix(struct pci_dev *dev) { }
static inline void pci_restore_msi_state(struct pci_dev *dev) { }
static inline int pci_msi_enabled(void) { return 0; }
static inline int pci_enable_msi(struct pci_dev *dev)
{ return -ENOSYS; }
static inline int pci_enable_msix_range(struct pci_dev *dev,
			struct msix_entry *entries, int minvec, int maxvec)
{ return -ENOSYS; }
static inline int pci_enable_msix_exact(struct pci_dev *dev,
			struct msix_entry *entries, int nvec)
{ return -ENOSYS; }

static inline int
pci_alloc_irq_vectors_affinity(struct pci_dev *dev, unsigned int min_vecs,
			       unsigned int max_vecs, unsigned int flags,
			       struct irq_affinity *aff_desc)
{
	if ((flags & PCI_IRQ_LEGACY) && min_vecs == 1 && dev->irq)
		return 1;
	return -ENOSPC;
}

static inline void pci_free_irq_vectors(struct pci_dev *dev)
{
}

static inline int pci_irq_vector(struct pci_dev *dev, unsigned int nr)
{
	if (WARN_ON_ONCE(nr > 0))
		return -EINVAL;
	return dev->irq;
}
static inline const struct cpumask *pci_irq_get_affinity(struct pci_dev *pdev,
		int vec)
{
	return cpu_possible_mask;
}
#endif

/**
 * pci_irqd_intx_xlate() - Translate PCI INTx value to an IRQ domain hwirq
 * @d: the INTx IRQ domain
 * @node: the DT node for the device whose interrupt we're translating
 * @intspec: the interrupt specifier data from the DT
 * @intsize: the number of entries in @intspec
 * @out_hwirq: pointer at which to write the hwirq number
 * @out_type: pointer at which to write the interrupt type
 *
 * Translate a PCI INTx interrupt number from device tree in the range 1-4, as
 * stored in the standard PCI_INTERRUPT_PIN register, to a value in the range
 * 0-3 suitable for use in a 4 entry IRQ domain. That is, subtract one from the
 * INTx value to obtain the hwirq number.
 *
 * Returns 0 on success, or -EINVAL if the interrupt specifier is out of range.
 */
static inline int pci_irqd_intx_xlate(struct irq_domain *d,
				      struct device_node *node,
				      const u32 *intspec,
				      unsigned int intsize,
				      unsigned long *out_hwirq,
				      unsigned int *out_type)
{
	const u32 intx = intspec[0];

if (intx < PCI_INTERRUPT_INTA || intx > PCI_INTERRUPT_INTD)
		return -EINVAL;

*out_hwirq = intx - PCI_INTERRUPT_INTA;
	return 0;
}

#ifdef CONFIG_PCIEPORTBUS
extern bool pcie_ports_disabled;
extern bool pcie_ports_native;
#else
#define pcie_ports_disabled	true
#define pcie_ports_native	false
#endif

#define PCIE_LINK_STATE_L0S		BIT(0)
#define PCIE_LINK_STATE_L1		BIT(1)
#define PCIE_LINK_STATE_CLKPM		BIT(2)
#define PCIE_LINK_STATE_L1_1		BIT(3)
#define PCIE_LINK_STATE_L1_2		BIT(4)
#define PCIE_LINK_STATE_L1_1_PCIPM	BIT(5)
#define PCIE_LINK_STATE_L1_2_PCIPM	BIT(6)
#define PCIE_LINK_STATE_ALL		(PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1 |\
					 PCIE_LINK_STATE_CLKPM | PCIE_LINK_STATE_L1_1 |\
					 PCIE_LINK_STATE_L1_2 | PCIE_LINK_STATE_L1_1_PCIPM |\
					 PCIE_LINK_STATE_L1_2_PCIPM)

#ifdef CONFIG_PCIEASPM
int pci_disable_link_state(struct pci_dev *pdev, int state);
int pci_disable_link_state_locked(struct pci_dev *pdev, int state);
int pci_enable_link_state(struct pci_dev *pdev, int state);
void pcie_no_aspm(void);
bool pcie_aspm_support_enabled(void);
bool pcie_aspm_enabled(struct pci_dev *pdev);
#else
static inline int pci_disable_link_state(struct pci_dev *pdev, int state)
{ return 0; }
static inline int pci_disable_link_state_locked(struct pci_dev *pdev, int state)
{ return 0; }
static inline int pci_enable_link_state(struct pci_dev *pdev, int state)
{ return 0; }
static inline void pcie_no_aspm(void) { }
static inline bool pcie_aspm_support_enabled(void) { return false; }
static inline bool pcie_aspm_enabled(struct pci_dev *pdev) { return false; }
#endif

#ifdef CONFIG_PCIEAER
bool pci_aer_available(void);
#else
static inline bool pci_aer_available(void) { return false; }
#endif

bool pci_ats_disabled(void);

#ifdef CONFIG_PCIE_PTM
int pci_enable_ptm(struct pci_dev *dev, u8 *granularity);
bool pcie_ptm_enabled(struct pci_dev *dev);
#else
static inline int pci_enable_ptm(struct pci_dev *dev, u8 *granularity)
{ return -EINVAL; }
static inline bool pcie_ptm_enabled(struct pci_dev *dev)
{ return false; }
#endif

void pci_cfg_access_lock(struct pci_dev *dev);
bool pci_cfg_access_trylock(struct pci_dev *dev);
void pci_cfg_access_unlock(struct pci_dev *dev);

void pci_dev_lock(struct pci_dev *dev);
int pci_dev_trylock(struct pci_dev *dev);
void pci_dev_unlock(struct pci_dev *dev);

/*
 * PCI domain support.  Sometimes called PCI segment (eg by ACPI),
 * a PCI domain is defined to be a set of PCI buses which share
 * configuration space.
 */
#ifdef CONFIG_PCI_DOMAINS
extern int pci_domains_supported;
#else
enum { pci_domains_supported = 0 };
static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
static inline int pci_proc_domain(struct pci_bus *bus) { return 0; }
#endif /* CONFIG_PCI_DOMAINS */

/*
 * Generic implementation for PCI domain support. If your
 * architecture does not need custom management of PCI
 * domains then this implementation will be used
 */
#ifdef CONFIG_PCI_DOMAINS_GENERIC
static inline int pci_domain_nr(struct pci_bus *bus)
{
	return bus->domain_nr;
}
#ifdef CONFIG_ACPI
int acpi_pci_bus_find_domain_nr(struct pci_bus *bus);
#else
static inline int acpi_pci_bus_find_domain_nr(struct pci_bus *bus)
{ return 0; }
#endif
int pci_bus_find_domain_nr(struct pci_bus *bus, struct device *parent);
#endif

/* Some architectures require additional setup to direct VGA traffic */
typedef int (*arch_set_vga_state_t)(struct pci_dev *pdev, bool decode,
				    unsigned int command_bits, u32 flags);
void pci_register_set_vga_state(arch_set_vga_state_t func);

static inline int
pci_request_io_regions(struct pci_dev *pdev, const char *name)
{
	return pci_request_selected_regions(pdev,
			    pci_select_bars(pdev, IORESOURCE_IO), name);
}

static inline void
pci_release_io_regions(struct pci_dev *pdev)
{
	return pci_release_selected_regions(pdev,
			    pci_select_bars(pdev, IORESOURCE_IO));
}

static inline int
pci_request_mem_regions(struct pci_dev *pdev, const char *name)
{
	return pci_request_selected_regions(pdev,
			    pci_select_bars(pdev, IORESOURCE_MEM), name);
}

static inline void
pci_release_mem_regions(struct pci_dev *pdev)
{
	return pci_release_selected_regions(pdev,
			    pci_select_bars(pdev, IORESOURCE_MEM));
}

#else /* CONFIG_PCI is not enabled */

static inline void pci_set_flags(int flags) { }
static inline void pci_add_flags(int flags) { }
static inline void pci_clear_flags(int flags) { }
static inline int pci_has_flag(int flag) { return 0; }

/*
 * If the system does not have PCI, clearly these return errors.  Define
 * these as simple inline functions to avoid hair in drivers.
 */
#define _PCI_NOP(o, s, t) \
	static inline int pci_##o##_config_##s(struct pci_dev *dev, \
						int where, t val) \
		{ return PCIBIOS_FUNC_NOT_SUPPORTED; }

#define _PCI_NOP_ALL(o, x)	_PCI_NOP(o, byte, u8 x) \
				_PCI_NOP(o, word, u16 x) \
				_PCI_NOP(o, dword, u32 x)
_PCI_NOP_ALL(read, *)
_PCI_NOP_ALL(write,)

static inline struct pci_dev *pci_get_device(unsigned int vendor,
					     unsigned int device,
					     struct pci_dev *from)
{ return NULL; }

static inline struct pci_dev *pci_get_subsys(unsigned int vendor,
					     unsigned int device,
					     unsigned int ss_vendor,
					     unsigned int ss_device,
					     struct pci_dev *from)
{ return NULL; }

static inline struct pci_dev *pci_get_class(unsigned int class,
					    struct pci_dev *from)
{ return NULL; }

#define pci_dev_present(ids)	(0)
#define no_pci_devices()	(1)
#define pci_dev_put(dev)	do { } while (0)

static inline void pci_set_master(struct pci_dev *dev) { }
static inline int pci_enable_device(struct pci_dev *dev) { return -EIO; }
static inline void pci_disable_device(struct pci_dev *dev) { }
static inline int pci_assign_resource(struct pci_dev *dev, int i)
{ return -EBUSY; }
static inline int __pci_register_driver(struct pci_driver *drv,
					struct module *owner)
{ return 0; }
static inline int pci_register_driver(struct pci_driver *drv)
{ return 0; }
static inline void pci_unregister_driver(struct pci_driver *drv) { }
static inline u8 pci_find_capability(struct pci_dev *dev, int cap)
{ return 0; }
static inline int pci_find_next_capability(struct pci_dev *dev, u8 post,
					   int cap)
{ return 0; }
static inline int pci_find_ext_capability(struct pci_dev *dev, int cap)
{ return 0; }

static inline u64 pci_get_dsn(struct pci_dev *dev)
{ return 0; }

/* Power management related routines */
static inline int pci_save_state(struct pci_dev *dev) { return 0; }
static inline void pci_restore_state(struct pci_dev *dev) { }
static inline int pci_set_power_state(struct pci_dev *dev, pci_power_t state)
{ return 0; }
static inline int pci_wake_from_d3(struct pci_dev *dev, bool enable)
{ return 0; }
static inline pci_power_t pci_choose_state(struct pci_dev *dev,
					   pm_message_t state)
{ return PCI_D0; }
static inline int pci_enable_wake(struct pci_dev *dev, pci_power_t state,
				  int enable)
{ return 0; }

static inline struct resource *pci_find_resource(struct pci_dev *dev,
						 struct resource *res)
{ return NULL; }
static inline int pci_request_regions(struct pci_dev *dev, const char *res_name)
{ return -EIO; }
static inline void pci_release_regions(struct pci_dev *dev) { }

static inline unsigned long pci_address_to_pio(phys_addr_t addr) { return -1; }

static inline struct pci_bus *pci_find_next_bus(const struct pci_bus *from)
{ return NULL; }
static inline struct pci_dev *pci_get_slot(struct pci_bus *bus,
						unsigned int devfn)
{ return NULL; }
static inline struct pci_dev *pci_get_domain_bus_and_slot(int domain,
					unsigned int bus, unsigned int devfn)
{ return NULL; }

static inline int pci_domain_nr(struct pci_bus *bus) { return 0; }
static inline struct pci_dev *pci_dev_get(struct pci_dev *dev) { return NULL; }

#define dev_is_pci(d) (false)
#define dev_is_pf(d) (false)
static inline bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags)
{ return false; }
static inline int pci_irqd_intx_xlate(struct irq_domain *d,
				      struct device_node *node,
				      const u32 *intspec,
				      unsigned int intsize,
				      unsigned long *out_hwirq,
				      unsigned int *out_type)
{ return -EINVAL; }

static inline const struct pci_device_id *pci_match_id(const struct pci_device_id *ids,
							 struct pci_dev *dev)
{ return NULL; }
static inline bool pci_ats_disabled(void) { return true; }

static inline int pci_irq_vector(struct pci_dev *dev, unsigned int nr)
{
	return -EINVAL;
}

static inline int
pci_alloc_irq_vectors(struct pci_dev *dev, unsigned int min_vecs,
		      unsigned int max_vecs, unsigned int flags)
{
	return pci_alloc_irq_vectors_affinity(dev, min_vecs, max_vecs, flags,
					      NULL);
}

/* Include architecture-dependent settings and functions */

#include <asm/pci.h>

/* These two functions provide almost identical functionality. Depending
 * on the architecture, one will be implemented as a wrapper around the
 * other (in drivers/pci/mmap.c).
 *
 * pci_mmap_resource_range() maps a specific BAR, and vm->vm_pgoff
 * is expected to be an offset within that region.
 *
 * pci_mmap_page_range() is the legacy architecture-specific interface,
 * which accepts a "user visible" resource address converted by
 * pci_resource_to_user(), as used in the legacy mmap() interface in
 * /proc/bus/pci/.
 */
int pci_mmap_resource_range(struct pci_dev *dev, int bar,
			    struct vm_area_struct *vma,
			    enum pci_mmap_state mmap_state, int write_combine);
int pci_mmap_page_range(struct pci_dev *pdev, int bar,
			struct vm_area_struct *vma,
			enum pci_mmap_state mmap_state, int write_combine);

#ifndef arch_can_pci_mmap_wc
#define arch_can_pci_mmap_wc()		0
#endif

#ifndef arch_can_pci_mmap_io
#define arch_can_pci_mmap_io()		0
#define pci_iobar_pfn(pdev, bar, vma) (-EINVAL)
#else
int pci_iobar_pfn(struct pci_dev *pdev, int bar, struct vm_area_struct *vma);
#endif

#ifndef pci_root_bus_fwnode
#define pci_root_bus_fwnode(bus)	NULL
#endif

/*
 * These helpers provide future and backwards compatibility
 * for accessing popular PCI BAR info
 */
#define pci_resource_start(dev, bar)	((dev)->resource[(bar)].start)
#define pci_resource_end(dev, bar)	((dev)->resource[(bar)].end)
#define pci_resource_flags(dev, bar)	((dev)->resource[(bar)].flags)
#define pci_resource_len(dev,bar) \
	((pci_resource_start((dev), (bar)) == 0 &&	\
	  pci_resource_end((dev), (bar)) ==		\
	  pci_resource_start((dev), (bar))) ? 0 :	\
							\
	 (pci_resource_end((dev), (bar)) -		\
	  pci_resource_start((dev), (bar)) + 1))

/*
 * Similar to the helpers above, these manipulate per-pci_dev
 * driver-specific data.  They are really just a wrapper around
 * the generic device structure functions of these calls.
 */
static inline void *pci_get_drvdata(struct pci_dev *pdev)
{
	return dev_get_drvdata(&pdev->dev);
}

static inline void pci_set_drvdata(struct pci_dev *pdev, void *data)
{
	dev_set_drvdata(&pdev->dev, data);
}

static inline const char *pci_name(const struct pci_dev *pdev)
{
	return dev_name(&pdev->dev);
}

void pci_resource_to_user(const struct pci_dev *dev, int bar,
			  const struct resource *rsrc,
			  resource_size_t *start, resource_size_t *end);

/*
 * The world is not perfect and supplies us with broken PCI devices.
 * For at least a part of these bugs we need a work-around, so both
 * generic (drivers/pci/quirks.c) and per-architecture code can define
 * fixup hooks to be called for particular buggy devices.
 */

struct pci_fixup {
	u16 vendor;			/* Or PCI_ANY_ID */
	u16 device;			/* Or PCI_ANY_ID */
	u32 class;			/* Or PCI_ANY_ID */
	unsigned int class_shift;	/* should be 0, 8, 16 */
	void (*hook)(struct pci_dev *dev);
};

enum pci_fixup_pass {
	pci_fixup_early,	/* Before probing BARs */
	pci_fixup_header,	/* After reading configuration header */
	pci_fixup_final,	/* Final phase of device fixups */
	pci_fixup_enable,	/* pci_enable_device() time */
	pci_fixup_resume,	/* pci_device_resume() */
	pci_fixup_suspend,	/* pci_device_suspend() */
	pci_fixup_resume_early, /* pci_device_resume_early() */
	pci_fixup_suspend_late,	/* pci_device_suspend_late() */
};

/* Anonymous variables would be nice... */
#define DECLARE_PCI_FIXUP_SECTION(section, name, vendor, device, class,	\
				  class_shift, hook)			\
	static const struct pci_fixup __PASTE(__pci_fixup_##name,__LINE__) __used	\
	__attribute__((__section__(#section), aligned((sizeof(void *)))))    \
		= { vendor, device, class, class_shift, hook };

#define DECLARE_PCI_FIXUP_CLASS_EARLY(vendor, device, class,		\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early,			\
		hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_HEADER(vendor, device, class,		\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header,			\
		hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_FINAL(vendor, device, class,		\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final,			\
		hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_ENABLE(vendor, device, class,		\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable,			\
		hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_RESUME(vendor, device, class,		\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume,			\
		resume##hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_RESUME_EARLY(vendor, device, class,	\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early,		\
		resume_early##hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_SUSPEND(vendor, device, class,		\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend,			\
		suspend##hook, vendor, device, class, class_shift, hook)
#define DECLARE_PCI_FIXUP_CLASS_SUSPEND_LATE(vendor, device, class,	\
					 class_shift, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late,		\
		suspend_late##hook, vendor, device, class, class_shift, hook)

#define DECLARE_PCI_FIXUP_EARLY(vendor, device, hook)			\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_early,			\
		hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_HEADER(vendor, device, hook)			\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_header,			\
		hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_FINAL(vendor, device, hook)			\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_final,			\
		hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_ENABLE(vendor, device, hook)			\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_enable,			\
		hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_RESUME(vendor, device, hook)			\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume,			\
		resume##hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_RESUME_EARLY(vendor, device, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_resume_early,		\
		resume_early##hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_SUSPEND(vendor, device, hook)			\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend,			\
		suspend##hook, vendor, device, PCI_ANY_ID, 0, hook)
#define DECLARE_PCI_FIXUP_SUSPEND_LATE(vendor, device, hook)		\
	DECLARE_PCI_FIXUP_SECTION(.pci_fixup_suspend_late,		\
		suspend_late##hook, vendor, device, PCI_ANY_ID, 0, hook)

#ifdef CONFIG_PCI_QUIRKS
void pci_fixup_device(enum pci_fixup_pass pass, struct pci_dev *dev);
#else
static inline void pci_fixup_device(enum pci_fixup_pass pass,
				    struct pci_dev *dev) { }
#endif

void __iomem *pcim_iomap(struct pci_dev *pdev, int bar, unsigned long maxlen);
void pcim_iounmap(struct pci_dev *pdev, void __iomem *addr);
void __iomem * const *pcim_iomap_table(struct pci_dev *pdev);
int pcim_iomap_regions(struct pci_dev *pdev, int mask, const char *name);
int pcim_iomap_regions_request_all(struct pci_dev *pdev, int mask,
				   const char *name);
void pcim_iounmap_regions(struct pci_dev *pdev, int mask);

extern int pci_pci_problems;
#define PCIPCI_FAIL		1	/* No PCI PCI DMA */
#define PCIPCI_TRITON		2
#define PCIPCI_NATOMA		4
#define PCIPCI_VIAETBF		8
#define PCIPCI_VSFX		16
#define PCIPCI_ALIMAGIK		32	/* Need low latency setting */
#define PCIAGP_FAIL		64	/* No PCI to AGP DMA */

extern unsigned long pci_cardbus_io_size;
extern unsigned long pci_cardbus_mem_size;
extern u8 pci_dfl_cache_line_size;
extern u8 pci_cache_line_size;

/* Architecture-specific versions may override these (weak) */
void pcibios_disable_device(struct pci_dev *dev);
void pcibios_set_master(struct pci_dev *dev);
int pcibios_set_pcie_reset_state(struct pci_dev *dev,
				 enum pcie_reset_state state);
int pcibios_add_device(struct pci_dev *dev);
void pcibios_release_device(struct pci_dev *dev);
#ifdef CONFIG_PCI
void pcibios_penalize_isa_irq(int irq, int active);
#else
static inline void pcibios_penalize_isa_irq(int irq, int active) {}
#endif
int pcibios_alloc_irq(struct pci_dev *dev);
void pcibios_free_irq(struct pci_dev *dev);
resource_size_t pcibios_default_alignment(void);

#ifdef CONFIG_HIBERNATE_CALLBACKS
extern struct dev_pm_ops pcibios_pm_ops;
#endif

#if defined(CONFIG_PCI_MMCONFIG) || defined(CONFIG_ACPI_MCFG)
void __init pci_mmcfg_early_init(void);
void __init pci_mmcfg_late_init(void);
#else
static inline void pci_mmcfg_early_init(void) { }
static inline void pci_mmcfg_late_init(void) { }
#endif

int pci_ext_cfg_avail(void);

void __iomem *pci_ioremap_bar(struct pci_dev *pdev, int bar);
void __iomem *pci_ioremap_wc_bar(struct pci_dev *pdev, int bar);

#ifdef CONFIG_PCI_IOV
int pci_iov_virtfn_bus(struct pci_dev *dev, int id);
int pci_iov_virtfn_devfn(struct pci_dev *dev, int id);
int pci_iov_vf_id(struct pci_dev *dev);
void *pci_iov_get_pf_drvdata(struct pci_dev *dev, struct pci_driver *pf_driver);
int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn);
void pci_disable_sriov(struct pci_dev *dev);

int pci_iov_sysfs_link(struct pci_dev *dev, struct pci_dev *virtfn, int id);
int pci_iov_add_virtfn(struct pci_dev *dev, int id);
void pci_iov_remove_virtfn(struct pci_dev *dev, int id);
int pci_num_vf(struct pci_dev *dev);
int pci_vfs_assigned(struct pci_dev *dev);
int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs);
int pci_sriov_get_totalvfs(struct pci_dev *dev);
int pci_sriov_configure_simple(struct pci_dev *dev, int nr_virtfn);
resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno);
void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe);

/* Arch may override these (weak) */
int pcibios_sriov_enable(struct pci_dev *pdev, u16 num_vfs);
int pcibios_sriov_disable(struct pci_dev *pdev);
resource_size_t pcibios_iov_resource_alignment(struct pci_dev *dev, int resno);
#else
static inline int pci_iov_virtfn_bus(struct pci_dev *dev, int id)
{
	return -ENOSYS;
}
static inline int pci_iov_virtfn_devfn(struct pci_dev *dev, int id)
{
	return -ENOSYS;
}

static inline int pci_iov_vf_id(struct pci_dev *dev)
{
	return -ENOSYS;
}

static inline void *pci_iov_get_pf_drvdata(struct pci_dev *dev,
					   struct pci_driver *pf_driver)
{
	return ERR_PTR(-EINVAL);
}

static inline int pci_enable_sriov(struct pci_dev *dev, int nr_virtfn)
{ return -ENODEV; }

static inline int pci_iov_sysfs_link(struct pci_dev *dev,
				     struct pci_dev *virtfn, int id)
{
	return -ENODEV;
}
static inline int pci_iov_add_virtfn(struct pci_dev *dev, int id)
{
	return -ENOSYS;
}
static inline void pci_iov_remove_virtfn(struct pci_dev *dev,
					 int id) { }
static inline void pci_disable_sriov(struct pci_dev *dev) { }
static inline int pci_num_vf(struct pci_dev *dev) { return 0; }
static inline int pci_vfs_assigned(struct pci_dev *dev)
{ return 0; }
static inline int pci_sriov_set_totalvfs(struct pci_dev *dev, u16 numvfs)
{ return 0; }
static inline int pci_sriov_get_totalvfs(struct pci_dev *dev)
{ return 0; }
#define pci_sriov_configure_simple	NULL
static inline resource_size_t pci_iov_resource_size(struct pci_dev *dev, int resno)
{ return 0; }
static inline void pci_vf_drivers_autoprobe(struct pci_dev *dev, bool probe) { }
#endif

#if defined(CONFIG_HOTPLUG_PCI) || defined(CONFIG_HOTPLUG_PCI_MODULE)
void pci_hp_create_module_link(struct pci_slot *pci_slot);
void pci_hp_remove_module_link(struct pci_slot *pci_slot);
#endif

/**
 * pci_pcie_cap - get the saved PCIe capability offset
 * @dev: PCI device
 *
 * PCIe capability offset is calculated at PCI device initialization
 * time and saved in the data structure. This function returns saved
 * PCIe capability offset. Using this instead of pci_find_capability()
 * reduces unnecessary search in the PCI configuration space. If you
 * need to calculate PCIe capability offset from raw device for some
 * reasons, please use pci_find_capability() instead.
 */
static inline int pci_pcie_cap(struct pci_dev *dev)
{
	return dev->pcie_cap;
}

/**
 * pci_is_pcie - check if the PCI device is PCI Express capable
 * @dev: PCI device
 *
 * Returns: true if the PCI device is PCI Express capable, false otherwise.
 */
static inline bool pci_is_pcie(struct pci_dev *dev)
{
	return pci_pcie_cap(dev);
}

/**
 * pcie_caps_reg - get the PCIe Capabilities Register
 * @dev: PCI device
 */
static inline u16 pcie_caps_reg(const struct pci_dev *dev)
{
	return dev->pcie_flags_reg;
}

/**
 * pci_pcie_type - get the PCIe device/port type
 * @dev: PCI device
 */
static inline int pci_pcie_type(const struct pci_dev *dev)
{
	return (pcie_caps_reg(dev) & PCI_EXP_FLAGS_TYPE) >> 4;
}

/**
 * pcie_find_root_port - Get the PCIe root port device
 * @dev: PCI device
 *
 * Traverse up the parent chain and return the PCIe Root Port PCI Device
 * for a given PCI/PCIe Device.
 */
static inline struct pci_dev *pcie_find_root_port(struct pci_dev *dev)
{
	while (dev) {
		if (pci_is_pcie(dev) &&
		    pci_pcie_type(dev) == PCI_EXP_TYPE_ROOT_PORT)
			return dev;
		dev = pci_upstream_bridge(dev);
	}

return NULL;
}

void pci_request_acs(void);
bool pci_acs_enabled(struct pci_dev *pdev, u16 acs_flags);
bool pci_acs_path_enabled(struct pci_dev *start,
			  struct pci_dev *end, u16 acs_flags);
int pci_enable_atomic_ops_to_root(struct pci_dev *dev, u32 cap_mask);

#define PCI_VPD_LRDT			0x80	/* Large Resource Data Type */
#define PCI_VPD_LRDT_ID(x)		((x) | PCI_VPD_LRDT)

/* Large Resource Data Type Tag Item Names */
#define PCI_VPD_LTIN_ID_STRING		0x02	/* Identifier String */
#define PCI_VPD_LTIN_RO_DATA		0x10	/* Read-Only Data */
#define PCI_VPD_LTIN_RW_DATA		0x11	/* Read-Write Data */

#define PCI_VPD_LRDT_ID_STRING		PCI_VPD_LRDT_ID(PCI_VPD_LTIN_ID_STRING)
#define PCI_VPD_LRDT_RO_DATA		PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RO_DATA)
#define PCI_VPD_LRDT_RW_DATA		PCI_VPD_LRDT_ID(PCI_VPD_LTIN_RW_DATA)

#define PCI_VPD_RO_KEYWORD_PARTNO	"PN"
#define PCI_VPD_RO_KEYWORD_SERIALNO	"SN"
#define PCI_VPD_RO_KEYWORD_MFR_ID	"MN"
#define PCI_VPD_RO_KEYWORD_VENDOR0	"V0"
#define PCI_VPD_RO_KEYWORD_CHKSUM	"RV"

/**
 * pci_vpd_alloc - Allocate buffer and read VPD into it
 * @dev: PCI device
 * @size: pointer to field where VPD length is returned
 *
 * Returns pointer to allocated buffer or an ERR_PTR in case of failure
 */
void *pci_vpd_alloc(struct pci_dev *dev, unsigned int *size);

/**
 * pci_vpd_find_id_string - Locate id string in VPD
 * @buf: Pointer to buffered VPD data
 * @len: The length of the buffer area in which to search
 * @size: Pointer to field where length of id string is returned
 *
 * Returns the index of the id string or -ENOENT if not found.
 */
int pci_vpd_find_id_string(const u8 *buf, unsigned int len, unsigned int *size);

/**
 * pci_vpd_find_ro_info_keyword - Locate info field keyword in VPD RO section
 * @buf: Pointer to buffered VPD data
 * @len: The length of the buffer area in which to search
 * @kw: The keyword to search for
 * @size: Pointer to field where length of found keyword data is returned
 *
 * Returns the index of the information field keyword data or -ENOENT if
 * not found.
 */
int pci_vpd_find_ro_info_keyword(const void *buf, unsigned int len,
				 const char *kw, unsigned int *size);

/**
 * pci_vpd_check_csum - Check VPD checksum
 * @buf: Pointer to buffered VPD data
 * @len: VPD size
 *
 * Returns 1 if VPD has no checksum, otherwise 0 or an errno
 */
int pci_vpd_check_csum(const void *buf, unsigned int len);

/* PCI <-> OF binding helpers */
#ifdef CONFIG_OF
struct device_node;
struct irq_domain;
struct irq_domain *pci_host_bridge_of_msi_domain(struct pci_bus *bus);
int pci_parse_request_of_pci_ranges(struct device *dev,
				    struct list_head *resources,
				    struct resource **bus_range);

/* Arch may override this (weak) */
struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus);

#else	/* CONFIG_OF */
static inline struct irq_domain *
pci_host_bridge_of_msi_domain(struct pci_bus *bus) { return NULL; }
static inline int pci_parse_request_of_pci_ranges(struct device *dev,
						  struct list_head *resources,
						  struct resource **bus_range)
{
	return -EINVAL;
}
#endif  /* CONFIG_OF */

static inline struct device_node *
pci_device_to_OF_node(const struct pci_dev *pdev)
{
	return pdev ? pdev->dev.of_node : NULL;
}

static inline struct device_node *pci_bus_to_OF_node(struct pci_bus *bus)
{
	return bus ? bus->dev.of_node : NULL;
}

#ifdef CONFIG_ACPI
struct irq_domain *pci_host_bridge_acpi_msi_domain(struct pci_bus *bus);

void
pci_msi_register_fwnode_provider(struct fwnode_handle *(*fn)(struct device *));
bool pci_pr3_present(struct pci_dev *pdev);
#else
static inline struct irq_domain *
pci_host_bridge_acpi_msi_domain(struct pci_bus *bus) { return NULL; }
static inline bool pci_pr3_present(struct pci_dev *pdev) { return false; }
#endif

#ifdef CONFIG_EEH
static inline struct eeh_dev *pci_dev_to_eeh_dev(struct pci_dev *pdev)
{
	return pdev->dev.archdata.edev;
}
#endif

void pci_add_dma_alias(struct pci_dev *dev, u8 devfn_from, unsigned nr_devfns);
bool pci_devs_are_dma_aliases(struct pci_dev *dev1, struct pci_dev *dev2);
int pci_for_each_dma_alias(struct pci_dev *pdev,
			   int (*fn)(struct pci_dev *pdev,
				     u16 alias, void *data), void *data);

/* Helper functions for operation of device flag */
static inline void pci_set_dev_assigned(struct pci_dev *pdev)
{
	pdev->dev_flags |= PCI_DEV_FLAGS_ASSIGNED;
}
static inline void pci_clear_dev_assigned(struct pci_dev *pdev)
{
	pdev->dev_flags &= ~PCI_DEV_FLAGS_ASSIGNED;
}
static inline bool pci_is_dev_assigned(struct pci_dev *pdev)
{
	return (pdev->dev_flags & PCI_DEV_FLAGS_ASSIGNED) == PCI_DEV_FLAGS_ASSIGNED;
}

/**
 * pci_ari_enabled - query ARI forwarding status
 * @bus: the PCI bus
 *
 * Returns true if ARI forwarding is enabled.
 */
static inline bool pci_ari_enabled(struct pci_bus *bus)
{
	return bus->self && bus->self->ari_enabled;
}

/**
 * pci_is_thunderbolt_attached - whether device is on a Thunderbolt daisy chain
 * @pdev: PCI device to check
 *
 * Walk upwards from @pdev and check for each encountered bridge if it's part
 * of a Thunderbolt controller.  Reaching the host bridge means @pdev is not
 * Thunderbolt-attached.  (But rather soldered to the mainboard usually.)
 */
static inline bool pci_is_thunderbolt_attached(struct pci_dev *pdev)
{
	struct pci_dev *parent = pdev;

if (pdev->is_thunderbolt)
		return true;

while ((parent = pci_upstream_bridge(parent)))
		if (parent->is_thunderbolt)
			return true;

return false;
}

#ifdef CONFIG_RHEL_DIFFERENCES
bool pci_rh_check_status(struct pci_dev *pci_dev);
#endif

#if defined(CONFIG_PCIEPORTBUS) || defined(CONFIG_EEH)
void pci_uevent_ers(struct pci_dev *pdev, enum  pci_ers_result err_type);
#endif

/* Provide the legacy pci_dma_* API */
#include <linux/pci-dma-compat.h>

#define pci_printk(level, pdev, fmt, arg...) \
	dev_printk(level, &(pdev)->dev, fmt, ##arg)

#define pci_emerg(pdev, fmt, arg...)	dev_emerg(&(pdev)->dev, fmt, ##arg)
#define pci_alert(pdev, fmt, arg...)	dev_alert(&(pdev)->dev, fmt, ##arg)
#define pci_crit(pdev, fmt, arg...)	dev_crit(&(pdev)->dev, fmt, ##arg)
#define pci_err(pdev, fmt, arg...)	dev_err(&(pdev)->dev, fmt, ##arg)
#define pci_warn(pdev, fmt, arg...)	dev_warn(&(pdev)->dev, fmt, ##arg)
#define pci_notice(pdev, fmt, arg...)	dev_notice(&(pdev)->dev, fmt, ##arg)
#define pci_info(pdev, fmt, arg...)	dev_info(&(pdev)->dev, fmt, ##arg)
#define pci_dbg(pdev, fmt, arg...)	dev_dbg(&(pdev)->dev, fmt, ##arg)

#define pci_notice_ratelimited(pdev, fmt, arg...) \
	dev_notice_ratelimited(&(pdev)->dev, fmt, ##arg)

#define pci_info_ratelimited(pdev, fmt, arg...) \
	dev_info_ratelimited(&(pdev)->dev, fmt, ##arg)

#define pci_WARN(pdev, condition, fmt, arg...) \
	WARN(condition, "%s %s: " fmt, \
	     dev_driver_string(&(pdev)->dev), pci_name(pdev), ##arg)

#define pci_WARN_ONCE(pdev, condition, fmt, arg...) \
	WARN_ONCE(condition, "%s %s: " fmt, \
		  dev_driver_string(&(pdev)->dev), pci_name(pdev), ##arg)

#endif /* LINUX_PCI_H */

cmd: